VIA LANDING ON FIRST AND SECOND BARRIER LAYERS TO REDUCE CLEANING TIME OF CONDUCTIVE STRUCTURE
In some embodiments, the present disclosure relates to an integrated chip that includes a conductive structure arranged within a substrate or a first dielectric layer. A first barrier layer is arranged on outermost sidewalls and a bottom surface of the conductive structure. A second barrier layer is...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
15.09.2022
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | In some embodiments, the present disclosure relates to an integrated chip that includes a conductive structure arranged within a substrate or a first dielectric layer. A first barrier layer is arranged on outermost sidewalls and a bottom surface of the conductive structure. A second barrier layer is arranged on outer surfaces of the first barrier layer. The second barrier layer separates the first barrier layer from the substrate or the first dielectric layer. A second dielectric layer is arranged over the substrate or the first dielectric layer. A via structure extends through the second dielectric layer, is arranged directly over topmost surfaces of the first and second barrier layers, and is electrically coupled to the conductive structure through the first and second barrier layers. |
---|---|
AbstractList | In some embodiments, the present disclosure relates to an integrated chip that includes a conductive structure arranged within a substrate or a first dielectric layer. A first barrier layer is arranged on outermost sidewalls and a bottom surface of the conductive structure. A second barrier layer is arranged on outer surfaces of the first barrier layer. The second barrier layer separates the first barrier layer from the substrate or the first dielectric layer. A second dielectric layer is arranged over the substrate or the first dielectric layer. A via structure extends through the second dielectric layer, is arranged directly over topmost surfaces of the first and second barrier layers, and is electrically coupled to the conductive structure through the first and second barrier layers. |
Author | Chang, Yu-Hsing Chen, Yi-Min Hsieh, Te-Hsien |
Author_xml | – fullname: Hsieh, Te-Hsien – fullname: Chang, Yu-Hsing – fullname: Chen, Yi-Min |
BookMark | eNqNi70KwjAURjPo4N87XHAWbEoHx5jeaKAmcJMUXCxF4iRpob4_puADOJ3zwfnWbJGGFFfs0WoBjTC1NhewBpQm5yFvcChtxlkQaaTc3JEceAuEdZAIskFh5pfXNwSrYM6D9LpFcJ6yBcItW7769xR3P27YXqGX10Mchy5OY_-MKX664PiRc34qq6ISRflf9QX4GDVC |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US2022293515A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2022293515A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 13:57:49 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2022293515A13 |
Notes | Application Number: US202117197381 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220915&DB=EPODOC&CC=US&NR=2022293515A1 |
ParticipantIDs | epo_espacenet_US2022293515A1 |
PublicationCentury | 2000 |
PublicationDate | 20220915 |
PublicationDateYYYYMMDD | 2022-09-15 |
PublicationDate_xml | – month: 09 year: 2022 text: 20220915 day: 15 |
PublicationDecade | 2020 |
PublicationYear | 2022 |
RelatedCompanies | Taiwan Semiconductor Manufacturing Co., Ltd |
RelatedCompanies_xml | – name: Taiwan Semiconductor Manufacturing Co., Ltd |
Score | 3.411887 |
Snippet | In some embodiments, the present disclosure relates to an integrated chip that includes a conductive structure arranged within a substrate or a first... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | VIA LANDING ON FIRST AND SECOND BARRIER LAYERS TO REDUCE CLEANING TIME OF CONDUCTIVE STRUCTURE |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220915&DB=EPODOC&locale=&CC=US&NR=2022293515A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-J0SkDp23D2Y3YPQ7o0dRXXjjQd88XRlRQE6Yar-O97CZvuaW_5uITk4PK7Sy53AHeOJXuoeFrtvOi4bbt4RJnrzNFKURdX0pJFt9BevlF3mNovU2dag8_NXxgdJ_RHB0dEicpR3it9Xi__L7F87Vu5up9_YNPiKRB931hbx6aJ8OcY_qDPxrEfU4PSfpoYEdd9iGyI3h7aSntKkVaR9tlkoP6lLLdBJTiG_THOV1YnUJNlAw7pJvdaAw5G6ydvLK6lb3UK75PQIyrDRRg9kzgiQcgTQbBOEpWP0CcDj_OQcaR5YzwhIiZcZdZhhL4yL1KjRDhiJA6IIk-pCCeMJIJjKeXsDG4DJuiwjQud_fFllibbu7LOoV4uSnkBJO_lruxaGSpbrp2ZncyUhS0dF62hQuaWbEJr10yXu7uv4EhVldPEg9OCevX1La8Rmav5jWboLzfdiO8 |
link.rule.ids | 230,309,786,891,25594,76906 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8QNOKbosYP1CaavRFxHzAeiBlbJ1PYSNcRfJGwpUtMzCAy47_vtQHlibe21zZtk-vv7nq9A7i3DNFFwdNoZnnLbpp5B3mulaKWIg1XwhB5O1devmF7kJgvU2tagc_NXxgVJ_RHBUdEjsqQ30t1Xy__jVie8q1cPaQf2LR48nnP09basa4j_Fma1-_RceRFrua6vSTWQqZoiGyI3g7qSnsdGZ9XCk-TvvyXstwGFf8I9sc4X1EeQ0UUdai5m9xrdTgYrZ-8sbjmvtUJvE8Ch8gMF0H4TKKQ-AGLOcE6iWU-Qo_0HcYCyrDPG2Ux4RFhMrMOJe6QOqEcxYMRJZFPZPfE5cGEkpgzLCWMnsKdT7k7aOJCZ3_nMkvi7V0ZZ1AtFoU4B5J1M1u0jTkKW7Y511tzXeSmsGzUhnKRGeICGrtmutxNvoXagI-Gs2EQvl7BoSRJB4pHqwHV8utbXCNKl-mNOtxfyDeL3A |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=VIA+LANDING+ON+FIRST+AND+SECOND+BARRIER+LAYERS+TO+REDUCE+CLEANING+TIME+OF+CONDUCTIVE+STRUCTURE&rft.inventor=Hsieh%2C+Te-Hsien&rft.inventor=Chang%2C+Yu-Hsing&rft.inventor=Chen%2C+Yi-Min&rft.date=2022-09-15&rft.externalDBID=A1&rft.externalDocID=US2022293515A1 |