LOAD BALANCING FOR MEMORY CHANNEL CONTROLLERS

Methods, systems, and apparatus, including computer-readable media, are described for performing neural network computations using a system configured to implement a neural network on a hardware circuit. The system includes a process ID unit that receives requests to obtain data from a memory that i...

Full description

Saved in:
Bibliographic Details
Main Authors Nagarajan, Rahul, Hariharan, Hema
Format Patent
LanguageEnglish
Published 21.04.2022
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Methods, systems, and apparatus, including computer-readable media, are described for performing neural network computations using a system configured to implement a neural network on a hardware circuit. The system includes a process ID unit that receives requests to obtain data from a memory that includes memory locations that are each identified by an address. For each request, the process ID unit selects a channel controller to receive the request, provides the request to be processed by the selected channel controller, and obtains the data from memory in response to processing the request using the selected channel controller. The channel controller is one of multiple channel controllers that are configured to access any memory location of the memory. The system performs the neural network computations using the data obtained from memory and resources allocated from a shared memory of the hardware circuit.
AbstractList Methods, systems, and apparatus, including computer-readable media, are described for performing neural network computations using a system configured to implement a neural network on a hardware circuit. The system includes a process ID unit that receives requests to obtain data from a memory that includes memory locations that are each identified by an address. For each request, the process ID unit selects a channel controller to receive the request, provides the request to be processed by the selected channel controller, and obtains the data from memory in response to processing the request using the selected channel controller. The channel controller is one of multiple channel controllers that are configured to access any memory location of the memory. The system performs the neural network computations using the data obtained from memory and resources allocated from a shared memory of the hardware circuit.
Author Nagarajan, Rahul
Hariharan, Hema
Author_xml – fullname: Nagarajan, Rahul
– fullname: Hariharan, Hema
BookMark eNrjYmDJy89L5WTQ9fF3dFFwcvRx9HP29HNXcPMPUvB19fUPilRw9nD083P1UXD29wsJ8vfxcQ0K5mFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGRoZGhpaGFo6GxsSpAgA9tSgN
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2022121918A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2022121918A13
IEDL.DBID EVB
IngestDate Fri Aug 16 05:52:55 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2022121918A13
Notes Application Number: US202117563509
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220421&DB=EPODOC&CC=US&NR=2022121918A1
ParticipantIDs epo_espacenet_US2022121918A1
PublicationCentury 2000
PublicationDate 20220421
PublicationDateYYYYMMDD 2022-04-21
PublicationDate_xml – month: 04
  year: 2022
  text: 20220421
  day: 21
PublicationDecade 2020
PublicationYear 2022
RelatedCompanies Google LLC
RelatedCompanies_xml – name: Google LLC
Score 3.3893917
Snippet Methods, systems, and apparatus, including computer-readable media, are described for performing neural network computations using a system configured to...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title LOAD BALANCING FOR MEMORY CHANNEL CONTROLLERS
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220421&DB=EPODOC&locale=&CC=US&NR=2022121918A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5Kfd60KlWrBJTcgps0SeOhSLpJrZJHyUPqqeSxAUHSYiL-fSdLqj31uDOwzD6-3f12ZnYB7tVRmpBCySWi54WkKkkmJWSoSlrBZG2Eo54kPNrC02ex-rrQFh343OTC8HdCf_jjiIioDPFe8_V6_X-JZfHYyuoh_UDR6mkajS2xZceKgnNQFq3J2J77lk9FSsdxKHoB18mITtkwkSvt4UF61ODBfps0eSnr7U1legL7c6yvrE-hw8oeHNHN32s9OHRbl3cPDniMZlahsMVhdQaS45uWMDGbr2VevGcBqZzg2q4fvAt0Znqe7QjU96LAdxw7CM_hbmpHdCahBcu_Bi_jcNvc4QV0y1XJ-iAQxoxMlcljqiMN0BSDpcQo0oIYOVO1hFzCYFdNV7vV13DcFBtfiSIPoFt_fbMb3HLr9Jb31C85qX7_
link.rule.ids 230,309,783,888,25576,76882
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ409VFvWjU-qpJouBEXCi0eGkMXKlVYGkpNeyJAl8TE0MZi_PsOm1Z76nUnmcw-vp2dnRfAg95NE5Jrc4V05rmia0mmJKStK0bOVaOLu54kItqCddyJ_jo1pjX43OTCiDqhP6I4IiIqQ7yX4r5e_n9i2SK2cvWYfuDQ4nkQ9Wx5bR1rGp5BVbb7PWcU2AGVKe1NxjILBU1FdKqmhbbSHj6yzarfgfPer_JSlttKZXAM-yPkV5QnUONFExp003utCYf-2uXdhAMRo5mtcHCNw9UpKF5g2VLfqlrLDNmLhKac5Dt-EM4k6lqMOZ5EAxaFgec54fgM7gdORF0FJYj_JhxPxtvits-hXiwKfgES4dzMdJU8pR00AwzN5Ckx8zQn5pzrRkIuobWL09Vu8h003Mj3Ym_I3q7hqCJVfhNNbUG9_PrmN6h-y_RWrNovVm2B7w
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=LOAD+BALANCING+FOR+MEMORY+CHANNEL+CONTROLLERS&rft.inventor=Nagarajan%2C+Rahul&rft.inventor=Hariharan%2C+Hema&rft.date=2022-04-21&rft.externalDBID=A1&rft.externalDocID=US2022121918A1