STACKED ACCESS DEVICE AND RESISTIVE MEMORY

A semiconductor device including stacked access device and resistive memory includes a stack disposed on a base structure, the stack including an access device stack and a resistive random-access memory (ReRAM) device stack, sidewall spacers disposed along a portion of the stack, a dielectric layer...

Full description

Saved in:
Bibliographic Details
Main Authors Virwani, Kumar R, Ando, Takashi, Miyazoe, Hiroyuki, Fraczak, Gloria W.Y
Format Patent
LanguageEnglish
Published 10.09.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A semiconductor device including stacked access device and resistive memory includes a stack disposed on a base structure, the stack including an access device stack and a resistive random-access memory (ReRAM) device stack, sidewall spacers disposed along a portion of the stack, a dielectric layer disposed over the stack, the sidewall spacers and the base structure, and an interlevel dielectric disposed on the dielectric layer.
Bibliography:Application Number: US201916291177