PERIPHERAL BASED MEMORY SAFETY SCHEME FOR MULTI-CORE PLATFORMS

A computing system using low-fat pointers, including: a memory configured to be accessed by the low-fat pointers; a processing core configured to access the memory; an interrupt controller configured to receive interrupts and to communicate interrupts to processes running on the processing core; and...

Full description

Saved in:
Bibliographic Details
Main Authors HOOGERBRUGGE, Jan, NIKOV, Ventzislav, MEDWED, Marcel
Format Patent
LanguageEnglish
Published 04.06.2020
Subjects
Online AccessGet full text

Cover

Loading…