CORE OFF SLEEP MODE WITH LOW EXIT LATENCY

An optimized power saving technique is described for a processor, such as, for example, a graphic processing unit (GPU), which includes one or more processing cores and at least one data link interface. According to the technique, the processor is operable in a low power mode in which power to the a...

Full description

Saved in:
Bibliographic Details
Main Authors V, Ramachandiran, IDGUNJI, Sachin, YUE, Lordson, KULSHRESTHA, Narayan, DEWEY, Thomas E
Format Patent
LanguageEnglish
Published 30.05.2019
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
PHYSICS
Online AccessGet full text

Cover

Abstract An optimized power saving technique is described for a processor, such as, for example, a graphic processing unit (GPU), which includes one or more processing cores and at least one data link interface. According to the technique, the processor is operable in a low power mode in which power to the at least one processing core is off and power to the at least one data link interface is on. This technique provides reduced exit latencies compared to currently available approaches in which the core power is turned off.
AbstractList An optimized power saving technique is described for a processor, such as, for example, a graphic processing unit (GPU), which includes one or more processing cores and at least one data link interface. According to the technique, the processor is operable in a low power mode in which power to the at least one processing core is off and power to the at least one data link interface is on. This technique provides reduced exit latencies compared to currently available approaches in which the core power is turned off.
Author KULSHRESTHA, Narayan
V, Ramachandiran
DEWEY, Thomas E
IDGUNJI, Sachin
YUE, Lordson
Author_xml – fullname: V, Ramachandiran
– fullname: IDGUNJI, Sachin
– fullname: YUE, Lordson
– fullname: KULSHRESTHA, Narayan
– fullname: DEWEY, Thomas E
BookMark eNrjYmDJy89L5WTQdPYPclXwd3NTCPZxdQ1Q8PV3cVUI9wzxUPDxD1dwjfAMUfBxDHH1c47kYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoaWhmbGRqYmjobGxKkCAIm4Jr4
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2019163254A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2019163254A13
IEDL.DBID EVB
IngestDate Fri Jul 19 12:49:07 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2019163254A13
Notes Application Number: US201816175191
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190530&DB=EPODOC&CC=US&NR=2019163254A1
ParticipantIDs epo_espacenet_US2019163254A1
PublicationCentury 2000
PublicationDate 20190530
PublicationDateYYYYMMDD 2019-05-30
PublicationDate_xml – month: 05
  year: 2019
  text: 20190530
  day: 30
PublicationDecade 2010
PublicationYear 2019
RelatedCompanies NVIDIA Corporation
RelatedCompanies_xml – name: NVIDIA Corporation
Score 3.2047722
Snippet An optimized power saving technique is described for a processor, such as, for example, a graphic processing unit (GPU), which includes one or more processing...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
PHYSICS
Title CORE OFF SLEEP MODE WITH LOW EXIT LATENCY
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190530&DB=EPODOC&locale=&CC=US&NR=2019163254A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3da8IwED_Efb5tbsNtbgQ2CnsoK5i0-lCGpik61IrW6Z6kSSoMRpXZsX9_16CbTz7mDi4fcPnd5T4C8KhlwhwplS2py2yqPGo3WCLtOsKP8rSDJndR4NwfuJ0JfZ2xWQk-t7Uwpk_oj2mOiBqlUN9zc1-v_h-xApNbuX6WH0havoSxH1gb7xjRjdUdK2j7YhgFEbc49ydjazAyPDQ90B1qoa90gIa0V-iDeGsXdSmrXVAJz-BwiPKy_BxKaVaBE779e60Cx_1NyLsCRyZHU62RuNHD9QU88WgkSBSGZNwTYkj6USDItBt3SC-aEjHrxqTXisWAv1_CQyhi3rFx9vnfZueT8e5S61dQzpZZWgXC3ERpShduEyEZcVY2FqqpEWITtvC01tdQ2yfpZj_7Fk6LoYmLOzUo51_f6R3CbS7vzSn9AlQyfgw
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KfdSbVsVH1QUl4CEYaDZpD0XazYZU8yhtauspZLMtCJIWG_HvO1la7anXGdgXfPvN7DwW4EGKlBpCZLowLaqbmW3qLZoKvYn0k9nSQJO7LHAOQssbmy9TOq3A56YWRvUJ_VHNERFRGeK9UPf18v8Ry1G5lasn8YGixbMbdxxt7R0ju9GmoTm9Dh9ETsQ0xjrjkRYOlQ5ND3SHuugr7aGRbZd44G-9si5luU0q7jHsD3C8vDiByiyvQ41t_l6rw2GwDnnX4UDlaGYrFK5xuDqFRxYNOYlcl4x8zgckiBxOJv3YI340IXzaj4nfjXnI3s_g3uUx83ScPfnbbDIebS-1eQ7VfJHPLoBQK82kac6tNlIy8qxozbO2RIpN6dyWUl5CY9dIV7vVd1Dz4sBP_H74eg1HpUrFyI0GVIuv79kNUm8hbtWJ_QJo0ID_
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=CORE+OFF+SLEEP+MODE+WITH+LOW+EXIT+LATENCY&rft.inventor=V%2C+Ramachandiran&rft.inventor=IDGUNJI%2C+Sachin&rft.inventor=YUE%2C+Lordson&rft.inventor=KULSHRESTHA%2C+Narayan&rft.inventor=DEWEY%2C+Thomas+E&rft.date=2019-05-30&rft.externalDBID=A1&rft.externalDocID=US2019163254A1