APPARATUS AND METHOD FOR MULTI-BIT ERROR DETECTION AND CORRECTION
An apparatus and method are described for multi-bit error correction and detection. For example, one embodiment of a processor comprises: error detection logic to detect one or more errors in data when reading the data from a storage device, the data being read from the storage device with parity co...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
29.06.2017
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Be the first to leave a comment!