PERIPHERAL COMPONENT INTERCONNECT (PCI) DEVICE AND SYSTEM INCLUDING THE PCI
A peripheral component interconnect (PCI) device includes a PCI register including a base address register (BAR) configured to determine a first memory area accessed by a PCI host, an offset register configured to store an offset transmitted from the PCI host, an address translation unit (ATU) confi...
Saved in:
Main Authors | , , , , , |
---|---|
Format | Patent |
Language | English |
Published |
26.05.2016
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A peripheral component interconnect (PCI) device includes a PCI register including a base address register (BAR) configured to determine a first memory area accessed by a PCI host, an offset register configured to store an offset transmitted from the PCI host, an address translation unit (ATU) configured to detect an operation of the PCI host writing the offset to the offset register and to change an accessed area by the PCI host to a second memory area based on the offset stored in the offset register, and a device memory including the first memory area and the second memory area, the device memory configured to store data transmitted from the PCI host and to transmit data stored therein to the PCI host. |
---|---|
AbstractList | A peripheral component interconnect (PCI) device includes a PCI register including a base address register (BAR) configured to determine a first memory area accessed by a PCI host, an offset register configured to store an offset transmitted from the PCI host, an address translation unit (ATU) configured to detect an operation of the PCI host writing the offset to the offset register and to change an accessed area by the PCI host to a second memory area based on the offset stored in the offset register, and a device memory including the first memory area and the second memory area, the device memory configured to store data transmitted from the PCI host and to transmit data stored therein to the PCI host. |
Author | NOH KI CHUL JEON YONG TAE JAGADISH CHANDRASHEKAR TANDAVAPURA KOMURAVELLI VAMSHI KRISHNA JUNG KI JO CHA HYUN SEOK |
Author_xml | – fullname: CHA HYUN SEOK – fullname: JEON YONG TAE – fullname: JUNG KI JO – fullname: JAGADISH CHANDRASHEKAR TANDAVAPURA – fullname: NOH KI CHUL – fullname: KOMURAVELLI VAMSHI KRISHNA |
BookMark | eNrjYmDJy89L5WTwDnAN8gzwcA1y9FFw9vcN8Pdz9QtR8PQLcQ1y9vfzc3UOUdAIcPbUVHBxDfN0dlVw9HNRCI4MDnH1BSpy9gl18fRzVwjxcFUAKuJhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhmaGJuZm5maOhsbEqQIAX-cwLg |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US2016147676A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2016147676A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 16:34:23 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2016147676A13 |
Notes | Application Number: US201514938994 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160526&DB=EPODOC&CC=US&NR=2016147676A1 |
ParticipantIDs | epo_espacenet_US2016147676A1 |
PublicationCentury | 2000 |
PublicationDate | 20160526 |
PublicationDateYYYYMMDD | 2016-05-26 |
PublicationDate_xml | – month: 05 year: 2016 text: 20160526 day: 26 |
PublicationDecade | 2010 |
PublicationYear | 2016 |
RelatedCompanies | SAMSUNG ELECTRONICS CO., LTD |
RelatedCompanies_xml | – name: SAMSUNG ELECTRONICS CO., LTD |
Score | 3.042242 |
Snippet | A peripheral component interconnect (PCI) device includes a PCI register including a base address register (BAR) configured to determine a first memory area... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
Title | PERIPHERAL COMPONENT INTERCONNECT (PCI) DEVICE AND SYSTEM INCLUDING THE PCI |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160526&DB=EPODOC&locale=&CC=US&NR=2016147676A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_HzTqfgxJaAUfSjarU31YciWZnbq0mK7MZ9G2zUgSDdcxX_fS9h0T3vMB0c-uNz9cpdfAK5yh6aWa1lmQyI2sRFem2mWNE2apWisEwc9Bp3lK6g_sJ9HzqgCn8u3MJon9EeTI6JGZajvpT6vZ_-XWJ7OrZzfph9YNX3sxi3PWKBjiyr6EsPrtHgYeAEzGGsNIkO86TbLdqlL24iVNpQjrZj2-bCj3qXMVo1Kdw82Q5RXlPtQyYsa7LDl32s12O4vQt412NI5mtkcKxd6OD-AlxDxV-irpDPCgn4YCC5ioultWSAEZzG5Dlnvhnh82GOctIVHovco5n3sxF7RCRRPJPY5wU6HcNnlMfNNHN_4bznGg2h1Ms0jqBbTIj8G0pjcTx6SietIF0EObo1E7CuTPLmzpWxm8gTq6ySdrm8-g11VVJHzBq1Dtfz6zs_RIJfphV7HX92yh4E |
link.rule.ids | 230,309,786,891,25594,76903 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfZ3dT8IwEMAvBD_wTVHjB2oTzaIPiw72oQ_EQFccwrrFDYJPyzbWxMQMIjP--94aUJ547TVNP3K9_tq7K8BNZpiJZmma2hTIJjritZqkcUs10wSNdWzgiUF6-XLTGemvE2NSgc9VLIzME_ojkyOiRqWo74Xcr-f_l1i29K1c3CcfWDR77oVtW1nSsWaW6UsUu9tmvmd7VKG0PQoU_iZlmm6ZltlBVtqyEAolLI27ZVzKfN2o9PZh28f28uIAKllehxpd_b1Wh113-eRdhx3po5kusHCph4tDGPjIX75TOp0R6rm-xxkPiUxvSz3OGQ3JrU_7d8Rm4z5lpMNtErwHIXOxEh3iIZC_kNBhBCsdwXWPhdRRsX_R33REo2B9MK1jqOazPDsB0pw-Tp_iqWUICyEHl0Yg-4o4ix90IVqpOIXGppbONouvoOaE7jAa9vngHPZKUfmK3jQbUC2-vrMLNM5Fcinn9BdYu4pr |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=PERIPHERAL+COMPONENT+INTERCONNECT+%28PCI%29+DEVICE+AND+SYSTEM+INCLUDING+THE+PCI&rft.inventor=CHA+HYUN+SEOK&rft.inventor=JEON+YONG+TAE&rft.inventor=JUNG+KI+JO&rft.inventor=JAGADISH+CHANDRASHEKAR+TANDAVAPURA&rft.inventor=NOH+KI+CHUL&rft.inventor=KOMURAVELLI+VAMSHI+KRISHNA&rft.date=2016-05-26&rft.externalDBID=A1&rft.externalDocID=US2016147676A1 |