INTEGRATED CIRCUIT WITH DISTRIBUTED CLOCK TAMPERING DETECTORS
A circuit configuration for secure application includes several internal frequency detectors arranged in digital units at critical points of an integrated circuit. The clock detectors are concealed in the digital part of the integrated circuit each as a standard cell (flip-flop unit) in order to pre...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
11.02.2016
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A circuit configuration for secure application includes several internal frequency detectors arranged in digital units at critical points of an integrated circuit. The clock detectors are concealed in the digital part of the integrated circuit each as a standard cell (flip-flop unit) in order to prevent any external manipulation and in order to hide its function. The clock detectors are preferably disposed in a clock tree topology, which can be at several levels for distributing the clock signal through the different digital unit tree at critical points. Alarms are generated via a clock detector network if at any level an external clock attack has been monitored. |
---|---|
AbstractList | A circuit configuration for secure application includes several internal frequency detectors arranged in digital units at critical points of an integrated circuit. The clock detectors are concealed in the digital part of the integrated circuit each as a standard cell (flip-flop unit) in order to prevent any external manipulation and in order to hide its function. The clock detectors are preferably disposed in a clock tree topology, which can be at several levels for distributing the clock signal through the different digital unit tree at critical points. Alarms are generated via a clock detector network if at any level an external clock attack has been monitored. |
Author | WALTER FABRICE |
Author_xml | – fullname: WALTER FABRICE |
BookMark | eNrjYmDJy89L5WSw9fQLcXUPcgxxdVFw9gxyDvUMUQj3DPFQcPEMDgnydAoFS_j4O3srhDj6BrgGefq5K7i4hrg6h_gHBfMwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDQzMDE0MjIzNHQ2PiVAEADJgsvw |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US2016041226A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2016041226A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 15:16:48 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2016041226A13 |
Notes | Application Number: US201514816453 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160211&DB=EPODOC&CC=US&NR=2016041226A1 |
ParticipantIDs | epo_espacenet_US2016041226A1 |
PublicationCentury | 2000 |
PublicationDate | 20160211 |
PublicationDateYYYYMMDD | 2016-02-11 |
PublicationDate_xml | – month: 02 year: 2016 text: 20160211 day: 11 |
PublicationDecade | 2010 |
PublicationYear | 2016 |
RelatedCompanies | EM MICROELECTRONIC-MARIN SA |
RelatedCompanies_xml | – name: EM MICROELECTRONIC-MARIN SA |
Score | 3.0268672 |
Snippet | A circuit configuration for secure application includes several internal frequency detectors arranged in digital units at critical points of an integrated... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRONIC CIRCUITRY ELECTRICITY MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS PULSE TECHNIQUE TESTING |
Title | INTEGRATED CIRCUIT WITH DISTRIBUTED CLOCK TAMPERING DETECTORS |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160211&DB=EPODOC&locale=&CC=US&NR=2016041226A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5Kfd40Kj6qBJTcgl1b0-QQpN2kNmqakmy0t5LNAwRJi4n4951dW-2px52BYViYnW92Z74FuEEQ3e5xM9PbmRjJycyObhl5oVtFL7XMhCdmKu47_LExirtP0_tpAz5WszCSJ_RbkiNiRKUY77U8rxf_l1iO7K2sbvk7iuYPQ2Y72rI6JgamLKI5A9udBE5ANUrtONLG4a-uSxBs9LFW2hJAWjDtu68DMZeyWE8qwwPYnqC9sj6ERl4qsEdXf68psOsvn7wV2JE9mmmFwmUcVkcgmWwfwz4eOyr1Qhp7TH3z2Eh1vIiF3iCWipeAPqus708kb5TquMylLAijY7geuoyOdPRo9rcBszhad79zAs1yXuanoJKcFyTp8aQoEAkYBudtxCOFlSR3JDM4OYPWJkvnm9UXsC-WokeZkBY068-v_BJTcM2v5M79AAHNhDs |
link.rule.ids | 230,309,786,891,25594,76903 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8NADA9jfsw3nYofUwtK34o7N_vxMGS7drZuXUd71b2VXj9AkG64iv--6bnpnvaaQAiBJL_kkhzAHYLotsb1VGmn1UpOqncUQ81yxci1xNBjHutJ1e9wJ6oddl9mj7MafKx3YcSd0G9xHBE9KkF_L0W8Xvw3sUwxW7m85-9Imj8NWc-UV9UxUTFlEdkc9KypZ3pUprQXBvLE_-V1CYKNPtZKOxoWhaJYeh1UeymLzaQyPITdKcoryiOoZUUTGnT991oT9t3Vk3cT9sSMZrJE4soPl8cgLtk--30MOxJ1fBo6THpzmC2ZTsB8ZxAKxtijI4n13am4GyWZFrMo8_zgBG6HFqO2ghpFfwaIwmBT_c4p1It5kZ2BRDKek1jjcZ4jElBVztuIR3Ijjh9IqnJyDq1tki62s2-gYTN3HI2dyegSDipWNa9MSAvq5edXdoXpuOTXwoo_VeuHJQ |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=INTEGRATED+CIRCUIT+WITH+DISTRIBUTED+CLOCK+TAMPERING+DETECTORS&rft.inventor=WALTER+FABRICE&rft.date=2016-02-11&rft.externalDBID=A1&rft.externalDocID=US2016041226A1 |