Semiconductor Device and Method of Forming FO-WLCSP with Multiple Encapsulants

A semiconductor device has a first semiconductor die including TSVs mounted to a carrier with a thermally releasable layer. A first encapsulant having a first coefficient of thermal expansion CTE is deposited over the first semiconductor die. The first encapsulant includes an elevated portion in a p...

Full description

Saved in:
Bibliographic Details
Main Authors CAPARAS JOSE A, CHEN KANG, LIN YAOJIAN, GOH HIN HWA
Format Patent
LanguageEnglish
Published 20.03.2014
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A semiconductor device has a first semiconductor die including TSVs mounted to a carrier with a thermally releasable layer. A first encapsulant having a first coefficient of thermal expansion CTE is deposited over the first semiconductor die. The first encapsulant includes an elevated portion in a periphery of the first encapsulant that reduces warpage. A surface of the TSVs is exposed. A second semiconductor die is mounted to the surface of the TSVs and forms a gap between the first and second semiconductor die. A second encapsulant having a second CTE is deposited over the first and second semiconductor die and within the gap. The first CTE is greater than the second CTE. In one embodiment, the first and second encapsulants are formed in a chase mold. An interconnect structure is formed over the first and second semiconductor die.
AbstractList A semiconductor device has a first semiconductor die including TSVs mounted to a carrier with a thermally releasable layer. A first encapsulant having a first coefficient of thermal expansion CTE is deposited over the first semiconductor die. The first encapsulant includes an elevated portion in a periphery of the first encapsulant that reduces warpage. A surface of the TSVs is exposed. A second semiconductor die is mounted to the surface of the TSVs and forms a gap between the first and second semiconductor die. A second encapsulant having a second CTE is deposited over the first and second semiconductor die and within the gap. The first CTE is greater than the second CTE. In one embodiment, the first and second encapsulants are formed in a chase mold. An interconnect structure is formed over the first and second semiconductor die.
Author LIN YAOJIAN
GOH HIN HWA
CAPARAS JOSE A
CHEN KANG
Author_xml – fullname: CAPARAS JOSE A
– fullname: CHEN KANG
– fullname: LIN YAOJIAN
– fullname: GOH HIN HWA
BookMark eNqNyr0OgjAQAOAOOvj3Dpc4k4CY4GoQ4iBqgsSRNO0hTcpdQ4u-vosP4PQt31LMiAkX4lrjYBSTnlTgEU74NgpBkoYKQ88auIOSx8HQC8pb9Lzk9R0-JvRQTTYYZxEKUtL5yUoKfi3mnbQeNz9XYlsWj_wcoeMWvZMKCUPb1Ls42cdZlh6SY5L-t76bijg3
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US2014077381A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2014077381A13
IEDL.DBID EVB
IngestDate Fri Jul 19 15:11:17 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2014077381A13
Notes Application Number: US201314080609
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140320&DB=EPODOC&CC=US&NR=2014077381A1
ParticipantIDs epo_espacenet_US2014077381A1
PublicationCentury 2000
PublicationDate 20140320
PublicationDateYYYYMMDD 2014-03-20
PublicationDate_xml – month: 03
  year: 2014
  text: 20140320
  day: 20
PublicationDecade 2010
PublicationYear 2014
RelatedCompanies STATS CHIPPAC, LTD
RelatedCompanies_xml – name: STATS CHIPPAC, LTD
Score 2.9345005
Snippet A semiconductor device has a first semiconductor die including TSVs mounted to a carrier with a thermally releasable layer. A first encapsulant having a first...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Semiconductor Device and Method of Forming FO-WLCSP with Multiple Encapsulants
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140320&DB=EPODOC&locale=&CC=US&NR=2014077381A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MKeqbTsXLlIDSt2K2tcv6MMT1whC7Frvp3kabpSKMdGwV_745sdM97S0XCMmBk5Mv-fIdgHvusDlzKDWdNrVNq5U6Zq_Hqcloq8dzW2S2pvyHo-5wYj1P7WkNFpu_MFon9FuLIyqP4srfS71fL_8vsTzNrVw_ZJ-qqXgMxn3PqNAxis-1qeEN-n4ceZFruG5_khij198-xlR8elJYaQ8P0qi0778N8F_KcjuoBMewH6vxZHkCNSEbcOhucq814CCsnrxVsfK-9SmMEmSyFxIlWosV8QR6OUnlnIQ6DzQpchIUSG75IEFkvr-4SUzwopWEFW2Q-JKnChcvkP1yBneBP3aHpprY7M8Os0myvYrOOdRlIcUFEI7ngo4CEjp1SJamVpblrOswIRTgEPklNHeNdLW7-xqOsIrEqzZtQr1cfYkbFYnL7FYb8AdI1ItL
link.rule.ids 230,309,786,891,25594,76904
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MKc43nYqXqQGlb8XsUrM-DHG9MLWXYTfd22i7VISRjq3i3_ckdrqnvYUcCEng5ORLvvMdgNvUZDNmUqqbLWronWZs6t1uSnVGm900M3hiKMq_H9wPxp3niTGpwHydC6N0Qr-VOCJ6VIr-XqjzevH_iGUrbuXqLvnErvzBHfVsrUTHUnyuRTW733OGoR1ammX1xpEWvP7aGMP49IhYaYchKJRK-85bX-alLDaDinsAu0McTxSHUOGiDjVrXXutDnt--eWNzdL7VkcQRJLJngsp0Zovic2ll5NYzIiv6kCTPCNuLsktH8QN9XfPioZEPrQSv6QNEkekMeLiuWS_HMON64ysgY4Tm_7tw3Qcba6ifQJVkQt-CiSV94I2AglVOiSJ406SZLhExjkCDp6dQWPbSOfbzddQG4x8b-o9BS8XsC9NkoTVog2oFssvfolRuUiu1Gb-APMSjjY
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+Device+and+Method+of+Forming+FO-WLCSP+with+Multiple+Encapsulants&rft.inventor=CAPARAS+JOSE+A&rft.inventor=CHEN+KANG&rft.inventor=LIN+YAOJIAN&rft.inventor=GOH+HIN+HWA&rft.date=2014-03-20&rft.externalDBID=A1&rft.externalDocID=US2014077381A1