Semiconductor Devices and Methods of Manufacturing the Same

Methods of manufacturing a semiconductor device include forming a thin layer on a substrate including a first region and a second region and forming a gate insulating layer on the thin layer. A lower electrode layer is formed on the gate insulating layer and the lower electrode layer disposed in the...

Full description

Saved in:
Bibliographic Details
Main Authors MIN JI-YOUNG, BAEK SUNG-KWEON, NAM GAB-JIN, CHUNG EUN-AE, CHOI JUNG-DAL, KIM JIN-SOAK
Format Patent
LanguageEnglish
Published 06.02.2014
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Methods of manufacturing a semiconductor device include forming a thin layer on a substrate including a first region and a second region and forming a gate insulating layer on the thin layer. A lower electrode layer is formed on the gate insulating layer and the lower electrode layer disposed in the second region is removed to expose the gate insulating layer in the second region. Nitrogen is doped into an exposed portion of the gate insulating layer and the thin layer disposed under the gate insulating layer. An upper electrode layer is formed on the lower electrode layer remaining in the first region and the exposed portion of the gate insulating layer. The upper electrode layer, the lower electrode layer, the gate insulating layer and the thin layer are partially removed to form first and second gate structures in the first and second regions. The process may be simplified.
AbstractList Methods of manufacturing a semiconductor device include forming a thin layer on a substrate including a first region and a second region and forming a gate insulating layer on the thin layer. A lower electrode layer is formed on the gate insulating layer and the lower electrode layer disposed in the second region is removed to expose the gate insulating layer in the second region. Nitrogen is doped into an exposed portion of the gate insulating layer and the thin layer disposed under the gate insulating layer. An upper electrode layer is formed on the lower electrode layer remaining in the first region and the exposed portion of the gate insulating layer. The upper electrode layer, the lower electrode layer, the gate insulating layer and the thin layer are partially removed to form first and second gate structures in the first and second regions. The process may be simplified.
Author CHUNG EUN-AE
CHOI JUNG-DAL
KIM JIN-SOAK
BAEK SUNG-KWEON
NAM GAB-JIN
MIN JI-YOUNG
Author_xml – fullname: MIN JI-YOUNG
– fullname: BAEK SUNG-KWEON
– fullname: NAM GAB-JIN
– fullname: CHUNG EUN-AE
– fullname: CHOI JUNG-DAL
– fullname: KIM JIN-SOAK
BookMark eNrjYmDJy89L5WSwDk7NzUzOz0spTS7JL1JwSS3LTE4tVkjMS1HwTS3JyE8pVshPU_BNzCtNS0wuKS3KzEtXKMlIVQhOzE3lYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoYmBsamBqYWjobGxKkCAGG1McU
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US2014035058A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2014035058A13
IEDL.DBID EVB
IngestDate Fri Jul 19 15:00:56 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2014035058A13
Notes Application Number: US201313940440
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140206&DB=EPODOC&CC=US&NR=2014035058A1
ParticipantIDs epo_espacenet_US2014035058A1
PublicationCentury 2000
PublicationDate 20140206
PublicationDateYYYYMMDD 2014-02-06
PublicationDate_xml – month: 02
  year: 2014
  text: 20140206
  day: 06
PublicationDecade 2010
PublicationYear 2014
RelatedCompanies SAMSUNG ELECTRONICS CO., LTD
RelatedCompanies_xml – name: SAMSUNG ELECTRONICS CO., LTD
Score 2.91963
Snippet Methods of manufacturing a semiconductor device include forming a thin layer on a substrate including a first region and a second region and forming a gate...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Semiconductor Devices and Methods of Manufacturing the Same
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140206&DB=EPODOC&locale=&CC=US&NR=2014035058A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8BhT1Dedih9TAkrfita0zUSKuHZlCN2GXWVvI21TEDQda4d_30vsdE97S3JwJBfuK7kPgNteVji5w6iZqvc3Wzgc5SBlppXbGRVM3YuOthi5w8R-nTmzFnyuc2F0ndBvXRwROSpDfq-1vF78P2IFOrayuks_cKl8DqdeYDTesaW8IdcI-t5gMg7GvuH7XhIbo7dfGEV133tBX2kHDWmm3bb3vspLWWwqlfAQdieIT9ZH0BKyA_v-uvdaB_ai5ssbhw33VcfwFKtI9lKqEq3lkgRCcznhMieRbgRdkbIgEZcrla6g8w8J2nck5l_iBG7CwdQfmriL-d-h50m8uWV6Cm1ZSnEGBIlo3xc0fXjMlS3DUVpxS9iFzViBFE7PobsN08V28CUcqKmOS3a70K6XK3GFardOrzW1fgCF34T_
link.rule.ids 230,309,783,888,25577,76883
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8BhTnG86FT-mBpS-Fa1NP0SKuHZj6toNu8neSj9SEDQda4d_30vsdE97Czk4LhfuK7kPgGs7zY3MsHQ1Ee9vlBkx6kHdUrWMpjqzxL3IbIvAHEzpy8yYNeBzVQsj-4R-y-aIKFEpynsl9fX8_xHLk7mV5U3ygVvFY3_ieEodHWsiGjIVr-v0xiNv5Cqu60xDJXj7helo7u0njJW20Mm2ZbD03hV1KfN1o9Lfg-0x4uPVPjQYb0PLXc1ea8OOX39547KWvvIAHkKRyV5w0aK1WBCPSSknMc-ILwdBl6TIiR_zpShXkPWHBP07EsZf7BCu-r2JO1CRiujv0NE0XCdZP4ImLzg7BoJMpLe5ntzdZ8KXiVFbxRqjObWsHDmcnEBnE6bTzeBLaA0m_jAaPgevZ7ArQDJH2exAs1os2Tma4Cq5kJz7Aeqjh-8
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+Devices+and+Methods+of+Manufacturing+the+Same&rft.inventor=MIN+JI-YOUNG&rft.inventor=BAEK+SUNG-KWEON&rft.inventor=NAM+GAB-JIN&rft.inventor=CHUNG+EUN-AE&rft.inventor=CHOI+JUNG-DAL&rft.inventor=KIM+JIN-SOAK&rft.date=2014-02-06&rft.externalDBID=A1&rft.externalDocID=US2014035058A1