SYSTEMS AND METHODS FOR HARDWARE-ASSISTED TYPE CHECKING

Devices and methods of providing hardware support for dynamic type checking are provided. In some embodiments, a processor includes a type check register and support for one or more checked load instructions. In some embodiments, normal load instructions are replaced by a compiler with the checked l...

Full description

Saved in:
Bibliographic Details
Main Authors ANDERSON OWEN, CEZE LUIS, FORTUNA EMILY, EGGERS SUSAN J
Format Patent
LanguageEnglish
Published 06.06.2013
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Devices and methods of providing hardware support for dynamic type checking are provided. In some embodiments, a processor includes a type check register and support for one or more checked load instructions. In some embodiments, normal load instructions are replaced by a compiler with the checked load instructions. In some embodiments, to perform a checked load, an error handler instruction location is stored in the type check register, and a type tag operand is compared to a type tag stored in the loaded memory location. If the comparison succeeds, execution may proceed normally. If the comparison fails, execution may be transferred to the error handler instruction. In some embodiments, type prediction is performed to determine whether a checked load instruction is likely to fail.
AbstractList Devices and methods of providing hardware support for dynamic type checking are provided. In some embodiments, a processor includes a type check register and support for one or more checked load instructions. In some embodiments, normal load instructions are replaced by a compiler with the checked load instructions. In some embodiments, to perform a checked load, an error handler instruction location is stored in the type check register, and a type tag operand is compared to a type tag stored in the loaded memory location. If the comparison succeeds, execution may proceed normally. If the comparison fails, execution may be transferred to the error handler instruction. In some embodiments, type prediction is performed to determine whether a checked load instruction is likely to fail.
Author CEZE LUIS
ANDERSON OWEN
EGGERS SUSAN J
FORTUNA EMILY
Author_xml – fullname: ANDERSON OWEN
– fullname: CEZE LUIS
– fullname: FORTUNA EMILY
– fullname: EGGERS SUSAN J
BookMark eNrjYmDJy89L5WQwD44MDnH1DVZw9HNR8HUN8fB3CVZw8w9S8HAMcgl3DHLVdQwO9gQqcVEIiQxwVXD2cHX29vRz52FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGxoYmpkaGZo6GxsSpAgDvjCrh
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2013145216A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2013145216A13
IEDL.DBID EVB
IngestDate Fri Jul 19 15:11:22 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2013145216A13
Notes Application Number: US201213594607
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130606&DB=EPODOC&CC=US&NR=2013145216A1
ParticipantIDs epo_espacenet_US2013145216A1
PublicationCentury 2000
PublicationDate 20130606
PublicationDateYYYYMMDD 2013-06-06
PublicationDate_xml – month: 06
  year: 2013
  text: 20130606
  day: 06
PublicationDecade 2010
PublicationYear 2013
RelatedCompanies CEZE LUIS
ANDERSON OWEN
EGGERS SUSAN J
UNIVERSITY OF WASHINGTON THROUGH ITS CENTER FOR COMMERCIALIZATION
FORTUNA EMILY
RelatedCompanies_xml – name: UNIVERSITY OF WASHINGTON THROUGH ITS CENTER FOR COMMERCIALIZATION
– name: CEZE LUIS
– name: ANDERSON OWEN
– name: FORTUNA EMILY
– name: EGGERS SUSAN J
Score 2.8979182
Snippet Devices and methods of providing hardware support for dynamic type checking are provided. In some embodiments, a processor includes a type check register and...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title SYSTEMS AND METHODS FOR HARDWARE-ASSISTED TYPE CHECKING
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130606&DB=EPODOC&locale=&CC=US&NR=2013145216A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_HzTqvgxJaD0rditWeMehnRJZhG6jrXV7WkstQVBuuEq_vte46Z7GuTpLhxJ4D5-ubsE4C5POzRzOjNLsdS16MxWlnpoNa3UtXPK8ozm-sItGLh-Qp_H7XENPta9MPqd0G_9OCJqVIr6Xmp7vfi_xBK6tnJ5r96RNH_sx11hrtAxGmQMyE3R68phKEJuct5NInMw0rwmRV_leoiVdjCQZlUBmHzpVX0pi02n0j-C3SHKK8pjqGWFAQd8_feaAfvBKuVtwJ6u0UyXSFzp4fIEWDSJYhlExBsIEsjYD0VEEM8R3xuJV28kLQ-tJE4RJJ4MJeG-5IjTn07hti9j7lu4lunf1qdJtLlw5wzqxbzIzoG0GVV5lVJkM0pT6iilGLUzhzlvzSozeQGNbZIut7Ov4LD1--0DjgbUy8-v7Bqdb6lu9Jn9ANKXgZQ
link.rule.ids 230,309,783,888,25578,76884
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8Qv_BNUeMHahPN3haBlRUeiBltcSobhA2FJ0LnlpiYQWTGf99bBeWJpE_Xprk2uY_f3fUKcJtETRpbzampWGSbdFpRpmrUqmZkVxLKkpgmOuDm-bY7pE-j-qgAH6u3MLpP6LdujogSFaG8Z1pfz_-DWELXVi7u1DuSZvedsCWMJTpGhYwOuSHaLdnviR43OG8NA8Mf6LkqRVtlO4iVttHJbuSd9uVLO3-XMl83Kp0D2Onjfml2CIU4LUGRr_5eK8Get0x5l2BX12hGCyQu5XBxBCwYB6H0AuL4gngydHsiIIjniOsMxKszkKaDWhKXCBKO-5JwV3LE6Q_HcNORIXdN5GXyd_TJMFhn3DqBrXSWxqdA6oyqJE8psimlEbWUUoxWYotZb9U8M3kG5U07nW-evoaiG3rdSffRf76A_drvFxA4yrCVfX7Fl2iIM3Wl7-8HDmaEhA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SYSTEMS+AND+METHODS+FOR+HARDWARE-ASSISTED+TYPE+CHECKING&rft.inventor=ANDERSON+OWEN&rft.inventor=CEZE+LUIS&rft.inventor=FORTUNA+EMILY&rft.inventor=EGGERS+SUSAN+J&rft.date=2013-06-06&rft.externalDBID=A1&rft.externalDocID=US2013145216A1