POWER COMPUTING APPARATUS AND METHOD

A power computing apparatus and method is provided. The power computing apparatus includes: a multiplexer configured to receive detected single-phase current and voltage signals and output a single analog signal; an analog-to-digital converter configured to convert the analog signal output from the...

Full description

Saved in:
Bibliographic Details
Main Authors YANG WAN CHEOL, KIM KYUNG UK
Format Patent
LanguageEnglish
Published 28.03.2013
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A power computing apparatus and method is provided. The power computing apparatus includes: a multiplexer configured to receive detected single-phase current and voltage signals and output a single analog signal; an analog-to-digital converter configured to convert the analog signal output from the multiplexer into a digital signal; a demultiplexer configured to separate the digital conversion signal output from the analog-to-digital converter into digital signals representing single-phase current and voltage and output the separated digital signals; a phase detector configured to detect a phase angle between the single-phase current and voltage signals; and a power computing block configured to compute power from the digital current and voltage signals output from the demultiplexer by using error compensation parameter and the phase angle detected by the phase detector.
Bibliography:Application Number: US201213479995