Biasing Circuit with Fast Response

A biasing circuit includes a reference current source, a first transistor, a second transistor, and a voltage buffer. The first transistor includes a first connection end coupled to the reference current source, a control end, and a second connection end coupled to a system grounding end. The second...

Full description

Saved in:
Bibliographic Details
Main Author LIN YUNGNG
Format Patent
LanguageEnglish
Published 02.04.2009
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A biasing circuit includes a reference current source, a first transistor, a second transistor, and a voltage buffer. The first transistor includes a first connection end coupled to the reference current source, a control end, and a second connection end coupled to a system grounding end. The second transistor includes a control end coupled to the control end of the first transistor, a first connection end coupled to a system power supply end, and a second connection end coupled to the system grounding end. The voltage buffer includes an input end coupled to an output end of the reference current source and the first connection end of the first transistor, and an output end coupled to the control ends of the first transistor and the second transistor. The first transistor and the second transistor constitute a current mirror.
AbstractList A biasing circuit includes a reference current source, a first transistor, a second transistor, and a voltage buffer. The first transistor includes a first connection end coupled to the reference current source, a control end, and a second connection end coupled to a system grounding end. The second transistor includes a control end coupled to the control end of the first transistor, a first connection end coupled to a system power supply end, and a second connection end coupled to the system grounding end. The voltage buffer includes an input end coupled to an output end of the reference current source and the first connection end of the first transistor, and an output end coupled to the control ends of the first transistor and the second transistor. The first transistor and the second transistor constitute a current mirror.
Author LIN YUNGNG
Author_xml – fullname: LIN YUNGNG
BookMark eNrjYmDJy89L5WRQcspMLM7MS1dwzixKLs0sUSjPLMlQcEssLlEISi0uyM8rTuVhYE1LzClO5YXS3AzKbq4hzh66qQX58UA1icmpeakl8aHBRgYGlgYWpmamJo6GxsSpAgAL-Shy
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US2009085654A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2009085654A13
IEDL.DBID EVB
IngestDate Fri Jul 19 11:59:59 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2009085654A13
Notes Application Number: US20080025674
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090402&DB=EPODOC&CC=US&NR=2009085654A1
ParticipantIDs epo_espacenet_US2009085654A1
PublicationCentury 2000
PublicationDate 20090402
PublicationDateYYYYMMDD 2009-04-02
PublicationDate_xml – month: 04
  year: 2009
  text: 20090402
  day: 02
PublicationDecade 2000
PublicationYear 2009
Score 2.7313035
Snippet A biasing circuit includes a reference current source, a first transistor, a second transistor, and a voltage buffer. The first transistor includes a first...
SourceID epo
SourceType Open Access Repository
SubjectTerms CONTROLLING
PHYSICS
REGULATING
SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
Title Biasing Circuit with Fast Response
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090402&DB=EPODOC&locale=&CC=US&NR=2009085654A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSTOySAX2kpOB-RtImBgmmoA2K5vqGluaJlsYJxskGoMPcfX1M_MINfGKMI1gYsiB7YUBnxNaDj4cEZijkoH5vQRcXhcgBrFcwGsri_WTMoFC-fZuIbYuarDesSUwTRqpuTjZugb4u_g7qzk724YGq_kFQeQsgK0XE0dgX4kV2JA2B-UH1zAn0L6UAuRKxU2QgS0AaF5eiRADU2qeMAOnM-zuNWEGDl_olLcwAzt4jWZyMVAQmg-LRRiUnDITQZ18BefMouTSzBIF0HCqglticYlCEGTRa6oog7Kba4izhy7Q2ni4L-NDg5HdaCzGwALs_6dKMCiYmaalJaWYJAOrVhPQPGWiqWFSGuicPGDNbmGZmijJIIPPJCn80tIMXLAJEgMjGQaWkqLSVFlgPVuSJAcOHgDF8n5X
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSTOySAX2kpOB-RtImBgmmoA2K5vqGluaJlsYJxskGoMPcfX1M_MINfGKMI1gYsiB7YUBnxNaDj4cEZijkoH5vQRcXhcgBrFcwGsri_WTMoFC-fZuIbYuarDesSUwTRqpuTjZugb4u_g7qzk724YGq_kFQeQsgK0XE0dgX4kV2Mg2B-UH1zAn0L6UAuRKxU2QgS0AaF5eiRADU2qeMAOnM-zuNWEGDl_olLcwAzt4jWZyMVAQmg-LRRiUnDITQZ18BefMouTSzBIF0HCqglticYlCEGTRa6oog7Kba4izhy7Q2ni4L-NDg5HdaCzGwALs_6dKMCiYmaalJaWYJAOrVhPQPGWiqWFSGuicPGDNbmGZmijJIIPPJCn80vIMnB4hvj7xPp5-3tIMXLDJEgMjGQaWkqLSVFlgnVuSJAcOKgDd-YFK
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Biasing+Circuit+with+Fast+Response&rft.inventor=LIN+YUNGNG&rft.date=2009-04-02&rft.externalDBID=A1&rft.externalDocID=US2009085654A1