Stacking system and method

The present invention stacks integrated circuits into modules that conserve board surface area. In a two-high stack or module devised in accordance with a preferred embodiment of the present invention, a pair of integrated circuits is stacked, with one integrated circuit above the other. The two int...

Full description

Saved in:
Bibliographic Details
Main Authors ROPER DAVID L, BUCHLE JEFF, CADY JAMES W, WEHRLY JAMES D.JR, WILDER JAMES, DOWDEN JULIAN
Format Patent
LanguageEnglish
Published 22.06.2006
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The present invention stacks integrated circuits into modules that conserve board surface area. In a two-high stack or module devised in accordance with a preferred embodiment of the present invention, a pair of integrated circuits is stacked, with one integrated circuit above the other. The two integrated circuits are connected with a pair of flexible circuit structures. Each of the pair of flexible circuit structures is partially wrapped about a respective opposite lateral edge of the lower integrated circuit of the module. The flex circuit pair connects the upper and lower integrated circuits and provides a thermal and electrical path connection path between the module and an application environment such as a printed wiring board (PWB). The present invention may be employed to advantage in numerous configurations and combinations of integrated circuits in modules provided for high-density memories or high capacity computing.
AbstractList The present invention stacks integrated circuits into modules that conserve board surface area. In a two-high stack or module devised in accordance with a preferred embodiment of the present invention, a pair of integrated circuits is stacked, with one integrated circuit above the other. The two integrated circuits are connected with a pair of flexible circuit structures. Each of the pair of flexible circuit structures is partially wrapped about a respective opposite lateral edge of the lower integrated circuit of the module. The flex circuit pair connects the upper and lower integrated circuits and provides a thermal and electrical path connection path between the module and an application environment such as a printed wiring board (PWB). The present invention may be employed to advantage in numerous configurations and combinations of integrated circuits in modules provided for high-density memories or high capacity computing.
Author DOWDEN JULIAN
WILDER JAMES
CADY JAMES W
BUCHLE JEFF
WEHRLY JAMES D.JR
ROPER DAVID L
Author_xml – fullname: ROPER DAVID L
– fullname: BUCHLE JEFF
– fullname: CADY JAMES W
– fullname: WEHRLY JAMES D.JR
– fullname: WILDER JAMES
– fullname: DOWDEN JULIAN
BookMark eNrjYmDJy89L5WSQCi5JTM7OzEtXKK4sLknNVUjMS1HITS3JyE_hYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBgZmhsaG5oZmjobGxKkCAKb9JZY
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US2006131716A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2006131716A13
IEDL.DBID EVB
IngestDate Fri Jul 19 15:35:58 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2006131716A13
Notes Application Number: US20050317425
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060622&DB=EPODOC&CC=US&NR=2006131716A1
ParticipantIDs epo_espacenet_US2006131716A1
PublicationCentury 2000
PublicationDate 20060622
PublicationDateYYYYMMDD 2006-06-22
PublicationDate_xml – month: 06
  year: 2006
  text: 20060622
  day: 22
PublicationDecade 2000
PublicationYear 2006
Score 2.6527677
Snippet The present invention stacks integrated circuits into modules that conserve board surface area. In a two-high stack or module devised in accordance with a...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
Title Stacking system and method
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060622&DB=EPODOC&locale=&CC=US&NR=2006131716A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQATa6DdOS05J0TdOSTHVNzE0sdJPMExN1k1KSDS2BepIMwIdV-_qZeYSaeEWYRjAx5MD2woDPCS0HH44IzFHJwPxeAi6vCxCDWC7gtZXF-kmZQKF8e7cQWxc1eO_YwMzISM3FydY1wN_F31nN2dk2NFjNLwgsZ2gMOhvGEdhXYgU1pEEn7buGOYH2pRQgVypuggxsAUDz8kqEGJhS84QZOJ1hd68JM3D4Qqe8gUxo7isWYZACtgyTQUPbCpDzlxUS81IUIFdAizIou7mGOHvoAi2Jh_spPjQY2UXGYgwswN5-qgSDQnKKgXGKaWoaMMBMTZJMjJOS0iwsgG0uoMcM0yzNjSUZZPCZJIVfWpqBCzKGYKZrZCTDwFJSVJoqC6xVS5LkwIEBABHKekA
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQATa6DdOS05J0TdOSTHVNzE0sdJPMExN1k1KSDS2BepIMwIdV-_qZeYSaeEWYRjAx5MD2woDPCS0HH44IzFHJwPxeAi6vCxCDWC7gtZXF-kmZQKF8e7cQWxc1eO_YwMzISM3FydY1wN_F31nN2dk2NFjNLwgsZ2gMOhvGEdhXYjUHdgrBnaUwJ9C-lALkSsVNkIEtAGheXokQA1NqnjADpzPs7jVhBg5f6JQ3kAnNfcUiDFLAlmEyaGhbAXL-skJiXooC5ApoUQZlN9cQZw9doCXxcD_FhwYju8hYjIEF2NtPlWBQSE4xME4xTU0DBpipSZKJcVJSmoUFsM0F9JhhmqW5sSSDDD6TpPBLyzNweoT4-sT7ePp5SzNwQcYTzHSNjGQYWEqKSlNlgTVsSZIcOGAA7dl9Kg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Stacking+system+and+method&rft.inventor=ROPER+DAVID+L&rft.inventor=BUCHLE+JEFF&rft.inventor=CADY+JAMES+W&rft.inventor=WEHRLY+JAMES+D.JR&rft.inventor=WILDER+JAMES&rft.inventor=DOWDEN+JULIAN&rft.date=2006-06-22&rft.externalDBID=A1&rft.externalDocID=US2006131716A1