Integrated Circuit Chip With High Area Utilization Rate

An integrated circuit chip with a high area utilization rate includes: a plurality of logic circuits in a logic area; a first input and output circuit near a first side of the logic area for exchanging signals with the logic circuit; a second input and output circuit near a second side of the logic...

Full description

Saved in:
Bibliographic Details
Main Authors LIN TIN-HAO, HONG CHIA-NAN
Format Patent
LanguageEnglish
Published 06.04.2006
Subjects
Online AccessGet full text

Cover

Loading…
Abstract An integrated circuit chip with a high area utilization rate includes: a plurality of logic circuits in a logic area; a first input and output circuit near a first side of the logic area for exchanging signals with the logic circuit; a second input and output circuit near a second side of the logic area for exchanging signals with the logic circuit; a plurality of first probe pads coupled to the first and the second input and output circuits for inputting or outputting signals to the first and the second input and output circuits; a corner cell comprising a plurality of wires coupled to the first and the second input and output circuits for exchanging signals between the first and the second input and output circuits; and a first process monitor circuit formed in the corner cell for monitoring a semiconductor process of the integrated circuit chip.
AbstractList An integrated circuit chip with a high area utilization rate includes: a plurality of logic circuits in a logic area; a first input and output circuit near a first side of the logic area for exchanging signals with the logic circuit; a second input and output circuit near a second side of the logic area for exchanging signals with the logic circuit; a plurality of first probe pads coupled to the first and the second input and output circuits for inputting or outputting signals to the first and the second input and output circuits; a corner cell comprising a plurality of wires coupled to the first and the second input and output circuits for exchanging signals between the first and the second input and output circuits; and a first process monitor circuit formed in the corner cell for monitoring a semiconductor process of the integrated circuit chip.
Author LIN TIN-HAO
HONG CHIA-NAN
Author_xml – fullname: LIN TIN-HAO
– fullname: HONG CHIA-NAN
BookMark eNrjYmDJy89L5WQw98wrSU0vSixJTVFwzixKLs0sUXDOyCxQCM8syVDwyEzPUHAsSk1UCC3JzMmsSizJzM9TCAKq5mFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgYGZgbmhmYWpo6GxsSpAgA2vC_R
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US2006071685A1
GroupedDBID EVB
ID FETCH-epo_espacenet_US2006071685A13
IEDL.DBID EVB
IngestDate Fri Jul 19 13:57:25 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US2006071685A13
Notes Application Number: US20050907608
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060406&DB=EPODOC&CC=US&NR=2006071685A1
ParticipantIDs epo_espacenet_US2006071685A1
PublicationCentury 2000
PublicationDate 20060406
PublicationDateYYYYMMDD 2006-04-06
PublicationDate_xml – month: 04
  year: 2006
  text: 20060406
  day: 06
PublicationDecade 2000
PublicationYear 2006
Score 2.6391397
Snippet An integrated circuit chip with a high area utilization rate includes: a plurality of logic circuits in a logic area; a first input and output circuit near a...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Title Integrated Circuit Chip With High Area Utilization Rate
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060406&DB=EPODOC&locale=&CC=US&NR=2006071685A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1da8Iw8BA3tr1tbmMfbgQ2-lZWbZq2DzI0VdzAD9RuvklaMyxIFY3s7-9SrfPJt5ALxyXkct8XgFcRO6IqZcX0Y88yqRDCjKQvTWpHuvva1PFi7YfsdFk7pJ9jZ1yAeV4Lk_UJ_c2aIyJHxcjvKnuvl_9OrCDLrVy_RQlOLd5bo1pg7K1jvJPMCBq1Zr8X9LjBeS0cGt3BFoa2gefU0VY6QUXa1Qlgza-GrktZHgqV1iWc9hFfqq6gINMSnPP877USnHV2IW8c7rhvfQ3uR97bYUp4soo3iSJ8lizJd6JmRGdskDrqgCRUyXxXXkkGuPoGXlrNEW-bSMFkv-FJODwk176FYrpI5R0Q9uMzbxoxwWhFB-B8oW1KKuNIWm6V2vdQPobp4Tj4ES62DgZqWqwMRbXayCcUuSp6zk7qD7G6g9M
link.rule.ids 230,309,783,888,25578,76884
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bT8IwFD4haMQ3RY0X1CaavS0C68r2QAx0EFBuAaa8kW7UsIQMAiX-fU_HRZ54a9rmpG162n7n8hXgVYS2KEpZMN3QyZtUCGEG0pUmtQLNvjaxnVDbIdsd1vDpx8gepWC2y4VJeEJ_E3JE1KgQ9V0l5_Xi34jlJbGVq7cgwqr5e31Y9ow9OsY9yQyvWq71ul6XG5yX_YHR6W_aEBs4dgWx0gk-sh3NtF_7quq8lMXhpVK_gNMeyovVJaRknIUM3_29loWz9tbljcWt9q2uoNTccTtMCI-W4TpShE-jBfmO1JToiA1SwTcg8VU026ZXkj72voaXem3IGyaOYLyf8NgfHA7XuoF0PI_lLRD24zJnEjDBaEE74FyhMSWVYSDzpSK17iB3TNL98eZnyDSG7da41ex8PsD5xthAzTzLQVot1_IRr18VPCWr9gcIQYbD
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Integrated+Circuit+Chip+With+High+Area+Utilization+Rate&rft.inventor=LIN+TIN-HAO&rft.inventor=HONG+CHIA-NAN&rft.date=2006-04-06&rft.externalDBID=A1&rft.externalDocID=US2006071685A1