Semiconductor memory device
A semiconductor memory device having a semiconductor substrate includes a plurality of reference cells 4 and a plurality of bit lines 10. The reference cells 4 are formed in a region near the centerline of a predetermined region of the semiconductor substrate which is perpendicular to the bit lines...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
14.04.2005
|
Edition | 7 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A semiconductor memory device having a semiconductor substrate includes a plurality of reference cells 4 and a plurality of bit lines 10. The reference cells 4 are formed in a region near the centerline of a predetermined region of the semiconductor substrate which is perpendicular to the bit lines 10. The bit lines 10 form pairs each composed of two adjacent bit lines. Two bit lines 10 in each pair have a first parallel state and a second parallel state in which positions of the two bit lines are reversed from the first parallel state. Each pair of bit lines 10 has at least one cross section 11 where one of the pair of bit lines 10 crosses the other, to switch between the first parallel state and the second parallel state. The cross section 11 is provided in the predetermined region of the semiconductor substrate such that the length of a bit line 10 in the first parallel state is equal to the length of the bit line 10 in the second parallel state. The semiconductor memory device is reduced in size. |
---|---|
AbstractList | A semiconductor memory device having a semiconductor substrate includes a plurality of reference cells 4 and a plurality of bit lines 10. The reference cells 4 are formed in a region near the centerline of a predetermined region of the semiconductor substrate which is perpendicular to the bit lines 10. The bit lines 10 form pairs each composed of two adjacent bit lines. Two bit lines 10 in each pair have a first parallel state and a second parallel state in which positions of the two bit lines are reversed from the first parallel state. Each pair of bit lines 10 has at least one cross section 11 where one of the pair of bit lines 10 crosses the other, to switch between the first parallel state and the second parallel state. The cross section 11 is provided in the predetermined region of the semiconductor substrate such that the length of a bit line 10 in the first parallel state is equal to the length of the bit line 10 in the second parallel state. The semiconductor memory device is reduced in size. |
Author | IWANARI SHUNICHI SAKAGAMI MASAHIKO MURAKUKI YASUO |
Author_xml | – fullname: MURAKUKI YASUO – fullname: IWANARI SHUNICHI – fullname: SAKAGAMI MASAHIKO |
BookMark | eNrjYmDJy89L5WSQDk7NzUzOz0spTS7JL1LITc3NL6pUSEkty0xO5WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgYGpgbmFqYm5o6GxsSpAgD-TSZo |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
Edition | 7 |
ExternalDocumentID | US2005078547A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2005078547A13 |
IEDL.DBID | EVB |
IngestDate | Fri Aug 16 05:48:33 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2005078547A13 |
Notes | Application Number: US20040937441 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050414&DB=EPODOC&CC=US&NR=2005078547A1 |
ParticipantIDs | epo_espacenet_US2005078547A1 |
PublicationCentury | 2000 |
PublicationDate | 20050414 |
PublicationDateYYYYMMDD | 2005-04-14 |
PublicationDate_xml | – month: 04 year: 2005 text: 20050414 day: 14 |
PublicationDecade | 2000 |
PublicationYear | 2005 |
RelatedCompanies | MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD |
RelatedCompanies_xml | – name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD |
Score | 2.6168163 |
Snippet | A semiconductor memory device having a semiconductor substrate includes a plurality of reference cells 4 and a plurality of bit lines 10. The reference cells 4... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES |
Title | Semiconductor memory device |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050414&DB=EPODOC&locale=&CC=US&NR=2005078547A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5Kfd40KmqrBJTcgom7MckhiM2DIvSBaaS3kmQ3IGhSmoj4751dG-2p15ll9gHfzs7uzLcAtya6xDRjtp5zwnSau0R3HUb0gqUFo2ZBuKQUGo0fhgl9nlvzDry3tTCSJ_RLkiMionLEeyP36-X_JVYgcyvru-wNRdVjNPMCrY2OLYOaVAsGXjidBBNf830vibXxy6_OdixqP2GstIMHaVvgIXwdiLqU5aZTiY5gd4r2yuYYOrxU4MBv_15TYH-0fvJWYE_maOY1Ctc4rE-gF4uc9qoUZK3VSv0Q6bLfKuMC9qdwE4Uzf6hjf4u_6S2SeHNw5Ay6GPjzc1BZ4VBiGKkoi6IuN7E9S2nBKU6SkHvnAvrbLF1uV_fgUNKQCt5C2odus_rkV-hgm-xarssPnnh9ug |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KfdSbVkVt1YCSWzBxNyY9FLF5ELUvTCO9hSS7AUGb0kbEf-_s2mhPvc4ssw_4dnZ2Z74FuDbQJSYps7SME6bRrEO0js2IlrMkZ9TICZeUQoPhXRDRp6k5rcF7VQsjeUK_JDkiIipDvJdyv57_X2K5MrdyeZO-oai49yddV62iY1OnBlXdXtcbj9yRozpONwrV4cuvzrJNaj1grLSFh2xL4MF77Ym6lPm6U_H3YXuM9mblAdT4rAkNp_p7rQm7g9WTdxN2ZI5mtkThCofLQ2iFIqe9mAmy1mKhfIh02W-FcQH7I7jyvYkTaNhf_De9OArXB0eOoY6BPz8BheU2JbqeiLIo2uEGtmcJzTnFSRJya59Ce5Ols83qS2gEk0E_7j8On1uwJylJBYchbUO9XHzyc3S2ZXoh1-gHrvCArQ |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+memory+device&rft.inventor=MURAKUKI+YASUO&rft.inventor=IWANARI+SHUNICHI&rft.inventor=SAKAGAMI+MASAHIKO&rft.date=2005-04-14&rft.externalDBID=A1&rft.externalDocID=US2005078547A1 |