Adjustable code rates and dynamic ECC in a data storage device

Example channel circuits, data storage devices, and methods for using an adjustable code rate based on an extendable parity code matrix are described. Data units may be read from a storage medium. Multiple sets of parity bits may be available for different data units, different sets of parity bits h...

Full description

Saved in:
Bibliographic Details
Main Authors Galbraith, Richard, Ravindran, Niranjay, Oboukhov, Iouri, Burton, Derrick, Hanson, Weldon M
Format Patent
LanguageEnglish
Published 24.09.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Example channel circuits, data storage devices, and methods for using an adjustable code rate based on an extendable parity code matrix are described. Data units may be read from a storage medium. Multiple sets of parity bits may be available for different data units, different sets of parity bits having a different number of parity bits corresponding to different parity matrices and desired code rates. A primary parity matrix may provide a base code rate and one or more extended parity matrices may provide increased code rates based on additional rows for increased decoding. Error correction code (ECC) decoding may be selectively performed based on the different sets of parity bits and corresponding parity matrices, resulting in the output of a decoded data units based on the data units from the read signal.
AbstractList Example channel circuits, data storage devices, and methods for using an adjustable code rate based on an extendable parity code matrix are described. Data units may be read from a storage medium. Multiple sets of parity bits may be available for different data units, different sets of parity bits having a different number of parity bits corresponding to different parity matrices and desired code rates. A primary parity matrix may provide a base code rate and one or more extended parity matrices may provide increased code rates based on additional rows for increased decoding. Error correction code (ECC) decoding may be selectively performed based on the different sets of parity bits and corresponding parity matrices, resulting in the output of a decoded data units based on the data units from the read signal.
Author Oboukhov, Iouri
Hanson, Weldon M
Galbraith, Richard
Ravindran, Niranjay
Burton, Derrick
Author_xml – fullname: Galbraith, Richard
– fullname: Ravindran, Niranjay
– fullname: Oboukhov, Iouri
– fullname: Burton, Derrick
– fullname: Hanson, Weldon M
BookMark eNqNyjsOwjAQBUAXUPC7w3IApBDSuIkEVhA9UEeL94GMknUUGyRuT8MBqKaZuZloVMxMvZfnK2W-dSAfBTRyRiJWIfko98FT4xwFJSbhzJRyHPkBEryDx9JM79wlrH4uzPrYXNxpgyG2SAN7KHJ7PW_LwtqqsIdy98_5AtZiMS4
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US12099409B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US12099409B23
IEDL.DBID EVB
IngestDate Fri Oct 11 05:30:36 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US12099409B23
Notes Application Number: US202217834226
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240924&DB=EPODOC&CC=US&NR=12099409B2
ParticipantIDs epo_espacenet_US12099409B2
PublicationCentury 2000
PublicationDate 20240924
PublicationDateYYYYMMDD 2024-09-24
PublicationDate_xml – month: 09
  year: 2024
  text: 20240924
  day: 24
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies Western Digital Technologies, Inc
RelatedCompanies_xml – name: Western Digital Technologies, Inc
Score 3.5638392
Snippet Example channel circuits, data storage devices, and methods for using an adjustable code rate based on an extendable parity code matrix are described. Data...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title Adjustable code rates and dynamic ECC in a data storage device
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240924&DB=EPODOC&locale=&CC=US&NR=12099409B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MeX3Tqsx5IYL0reiWXtKHKjZtGYLbcKvsbbRNBxvSDVvx73uSdc4Xfc2BkAS-c0m-7wTg1qFsRjNmG0KklmHKcofZncywk46LdY-bumu2Rd_uxebzxJo0YLHRwqg-oV-qOSIiKkO8V8pfr7aXWIHiVpZ36RyHlo_R2Av0ujrG8IT1hB74XjgcBAOuc-7FI73_6imJKFp9dNc7mEY7Eg3hmy9VKavfISU6gt0hzlZUx9DICw0O-ObnNQ32X-oHbw32FEMzK3GwRmF5Ag9PYiF1T-l7TqQknch2DyVJCkHE-oN5EnJO5gVJiGSAEsmARL9BRC79wincROGY9wxc0vRn_9N4tF09PYNmsSzyFpCZ66T3Lmb4jCISmZ1kzGJdN2c0o07XTM6h_fc87f-MF3Aoz9JQjy-X0Kw-PvMrjL1Veq0O7RuSPYXa
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MeZlvWhWdtwjSt6JbtzZ5qGLTjqm74VrZ22ibDjakG7bi3_ck25wv-poDIQl855J83wnAjW3SiZlQyxAibhoNWe5Qq5YYVlRjWPewmC3ZFj2rHTaeR81RCWZrLYzqE_qlmiMiohLEe6H89WJzieUpbmV-G09xaP7QChxPX1XHGJ6wntA91_EHfa_Pdc6dcKj3Xh0lEUWri-56C1NsW6LBf3OlKmXxO6S09mF7gLNlxQGU0kyDCl__vKbBbnf14K3BjmJoJjkOrlCYH8L9o5hJ3VP8nhIpSSey3UNOokwQsfxgnvick2lGIiIZoEQyINFvEJFKv3AE1y0_4G0DlzT-2f84HG5Wbx5DOZtn6QmQCbPjO4YZPjURidSKEtqkdZZSMzHteiM6herf81T_M15BpR10O-POU-_lDPbkuRrqIeYcysXHZ3qBcbiIL9UBfgME9YjN
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Adjustable+code+rates+and+dynamic+ECC+in+a+data+storage+device&rft.inventor=Galbraith%2C+Richard&rft.inventor=Ravindran%2C+Niranjay&rft.inventor=Oboukhov%2C+Iouri&rft.inventor=Burton%2C+Derrick&rft.inventor=Hanson%2C+Weldon+M&rft.date=2024-09-24&rft.externalDBID=B2&rft.externalDocID=US12099409B2