Method for improving transistor performance

A method to improve transistor performance uses a wafer (100) of single-crystalline semiconductor with a first zone (102) of field effect transistors (FETs) and circuitry at the wafer surface, and an infrared (IR) laser with a lens for focusing the IR light to a second depth (112) farther from the w...

Full description

Saved in:
Bibliographic Details
Main Authors Gandhi, Saumya, Sherbin, Matthew John, Kummerl, Steven
Format Patent
LanguageEnglish
Published 10.09.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A method to improve transistor performance uses a wafer (100) of single-crystalline semiconductor with a first zone (102) of field effect transistors (FETs) and circuitry at the wafer surface, and an infrared (IR) laser with a lens for focusing the IR light to a second depth (112) farther from the wafer surface than the first depth of the first zone. The focused laser beam is moved parallel to the surface across the wafer to cause local multi-photon absorption at the second depth for transforming the single-crystalline semiconductor into a second zone (111) of polycrystalline semiconductor with high density of dislocations. The second zone has a height and lateral extensions, and permanently stresses the single-crystalline bulk semiconductor; the stress increases the majority carrier mobility in the channel of the FETs, improving the transistor performance.
AbstractList A method to improve transistor performance uses a wafer (100) of single-crystalline semiconductor with a first zone (102) of field effect transistors (FETs) and circuitry at the wafer surface, and an infrared (IR) laser with a lens for focusing the IR light to a second depth (112) farther from the wafer surface than the first depth of the first zone. The focused laser beam is moved parallel to the surface across the wafer to cause local multi-photon absorption at the second depth for transforming the single-crystalline semiconductor into a second zone (111) of polycrystalline semiconductor with high density of dislocations. The second zone has a height and lateral extensions, and permanently stresses the single-crystalline bulk semiconductor; the stress increases the majority carrier mobility in the channel of the FETs, improving the transistor performance.
Author Sherbin, Matthew John
Gandhi, Saumya
Kummerl, Steven
Author_xml – fullname: Gandhi, Saumya
– fullname: Sherbin, Matthew John
– fullname: Kummerl, Steven
BookMark eNrjYmDJy89L5WTQ9k0tychPUUjLL1LIzC0oyi_LzEtXKClKzCvOLC4BChakFgHlchPzklN5GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakl8aLChkYGFuYWppZORMTFqAJQXLAI
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US12087859B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US12087859B23
IEDL.DBID EVB
IngestDate Fri Sep 27 05:22:28 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US12087859B23
Notes Application Number: US201916589951
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240910&DB=EPODOC&CC=US&NR=12087859B2
ParticipantIDs epo_espacenet_US12087859B2
PublicationCentury 2000
PublicationDate 20240910
PublicationDateYYYYMMDD 2024-09-10
PublicationDate_xml – month: 09
  year: 2024
  text: 20240910
  day: 10
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies Texas Instruments Incorporated
RelatedCompanies_xml – name: Texas Instruments Incorporated
Score 3.5703523
Snippet A method to improve transistor performance uses a wafer (100) of single-crystalline semiconductor with a first zone (102) of field effect transistors (FETs)...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Method for improving transistor performance
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240910&DB=EPODOC&locale=&CC=US&NR=12087859B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQAZZ4qWbG5ua6BokG5rrAGsJYN8nEMkk32TjN0NwiNc3QMhE0DunrZ-YRauIVYRrBxJAF2wsDPie0HHw4IjBHJQPzewm4vC5ADGK5gNdWFusnZQKF8u3dQmxd1KC9Y2D1BKz-1FycbF0D_F38ndWcnW1Dg9X8gmwNjQwszC1MLZ2AxTUrqBkNOmffNcwJtCulALlKcRNkYAsAmpZXIsTAlJonzMDpDLt5TZiBwxc64Q1kQvNesQiDti_4smcFYCtTIRM2FKBQAqprwEd9KBQg9gCIMii6uYY4e-gCbY2HezE-NBjhQGMxBhZg1z9VgkHB1CzFKC0p2STJIi3RJCnN2NLYzDTZ3CDFxDTZwtjYzFCSQQq3OVL4JKUZuEDBBVr5YGggw8BSUlSaKgusXkuS5MDhAgBiF36-
link.rule.ids 230,309,786,891,25594,76904
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ401VhvWjVaX5gYLoYIXWDhQEx4BbXQxoLpjXQpJPVQicX49x02IF70ttlNZncnmfl2ZucBcIsaL9cJpZK8lKmECEEkpppMykihUCMvFHNZ-yHDSA8S9WmhLXrw1ubC8DqhX7w4IkpUhvJecX1ddk4sl8dWbu_ZGqfeH_zYcsXGOkZ4QvgTXdvyZlN36oiOYyVzMXqxlLFsUEMzbVTXOxRNwrrOvvdq11kp5W9I8Q9gd4bUNtUh9PLNEAZO23ltCHth8-GNw0b2tkdwF_JmzwK-MoV16woQqhpreKkPoexyAI7hxvdiJ5Bw1_Tnimky7w5ITqCPpn9-CoKmr8YFy1RmFEuVFcQkupZReaVqmUGIrpzB6G86o_8Wr2EQxOEknTxGz-ewX7OujoJQ5AvoVx-f-SVCbcWuOI--AXVIgak
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+for+improving+transistor+performance&rft.inventor=Gandhi%2C+Saumya&rft.inventor=Sherbin%2C+Matthew+John&rft.inventor=Kummerl%2C+Steven&rft.date=2024-09-10&rft.externalDBID=B2&rft.externalDocID=US12087859B2