Field effect transistors with negative capacitance layers

The present disclosure describes a method includes forming a fin structure including a fin base portion and a stacked fin portion on a substrate. The stacked fin portion includes a first semiconductor layer on the fin base portion, a second semiconductor layer above the first semiconductor layer, an...

Full description

Saved in:
Bibliographic Details
Main Authors Yang, Chan-Lon, Yang, Chansyun David, Chang, Keh-Jeng
Format Patent
LanguageEnglish
Published 02.07.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The present disclosure describes a method includes forming a fin structure including a fin base portion and a stacked fin portion on a substrate. The stacked fin portion includes a first semiconductor layer on the fin base portion, a second semiconductor layer above the first semiconductor layer, and a sacrificial semiconductor layer between the first and second semiconductor layers. The method further includes replacing the sacrificial semiconductor layer with a negative capacitance (NC) layer and forming gate electrodes around the NC layer, the first semiconductor layer, and the second semiconductor layer. The NC layer includes an NC dielectric material.
AbstractList The present disclosure describes a method includes forming a fin structure including a fin base portion and a stacked fin portion on a substrate. The stacked fin portion includes a first semiconductor layer on the fin base portion, a second semiconductor layer above the first semiconductor layer, and a sacrificial semiconductor layer between the first and second semiconductor layers. The method further includes replacing the sacrificial semiconductor layer with a negative capacitance (NC) layer and forming gate electrodes around the NC layer, the first semiconductor layer, and the second semiconductor layer. The NC layer includes an NC dielectric material.
Author Yang, Chansyun David
Yang, Chan-Lon
Chang, Keh-Jeng
Author_xml – fullname: Yang, Chan-Lon
– fullname: Yang, Chansyun David
– fullname: Chang, Keh-Jeng
BookMark eNqNyj0KAjEQBtAUWvh3h_EAwhpRsVVc7NV6GeIXDYTJkhkUb6-FB7B6zRu7gRTByO3ahHwjxIhgZJVFk1qpSq9kDxLc2dITFLjnkIwlgDK_UXXqhpGzYvZz4ubt8XI4LdCXDvrtEFh3PS9947ebZr33q3_OB3EKMOg
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US12027605B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US12027605B23
IEDL.DBID EVB
IngestDate Fri Jul 19 10:44:00 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US12027605B23
Notes Application Number: US202318362281
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240702&DB=EPODOC&CC=US&NR=12027605B2
ParticipantIDs epo_espacenet_US12027605B2
PublicationCentury 2000
PublicationDate 20240702
PublicationDateYYYYMMDD 2024-07-02
PublicationDate_xml – month: 07
  year: 2024
  text: 20240702
  day: 02
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies Taiwan Semiconductor Manufacturing Co., Ltd
RelatedCompanies_xml – name: Taiwan Semiconductor Manufacturing Co., Ltd
Score 3.5507944
Snippet The present disclosure describes a method includes forming a fin structure including a fin base portion and a stacked fin portion on a substrate. The stacked...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Field effect transistors with negative capacitance layers
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240702&DB=EPODOC&locale=&CC=US&NR=12027605B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp6LzgwjSt-Js07V9KEK_GMI-cKvsbTRtOhTphq3473sXO-eLvoWEHJfA5e6X3P0CcCvNfk5MabrNLanztCh0xxWW7lic24KnPcGpGnk46g8S_ji35i143dTCKJ7QT0WOiBaVob3X6rxeby-xQpVbWd2JF-xaPcQzL9QadEzwpGdooe9Fk3E4DrQg8JKpNnry7gnkY-ju43G9g2G0TdYQPftUlbL-7VLiQ9idoLSyPoKWLDuwH2x-XuvA3rB58MZmY3vVMbgxJZux7wQMVpOPURQfFaO7VFbKpeLwZhm6vwwRP85ibylF1CdwE0ezYKCjDoufBS-S6VZd8xTa5aqUZ8CM3BL0UJ47TsZdkTuFIW3EO2YqzczNinPo_i2n-9_gBRzQ5qk0VOMS2vX7h7xCZ1uLa7VLX-JDhCM
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFOebTsXNrwjSt-Js07V9KELblar7wq2yt9K0qSjSDVvx3_cSO-eLvoWEHJfA5e6X3P0CcMX1fiaY0lSTGlylSZ6rls0M1TIoNRlNeoyKauTRuB9G9H5hLBrwuq6FkTyhn5IcES0qRXuv5Hm92lxi-TK3srxmL9i1vA3mjq_U6FjAk56m-K4zmE78iad4nhPNlPGjcyNAPobuLh7XWxhim8IaBk-uqEpZ_XYpwR5sT1FaUe1DgxdtaHnrn9fasDOqH7yxWdteeQB2IJLNyHcCBqmEj5EUHyURd6mk4M-Sw5uk6P5SRPw4i7wlIqI-hMtgMPdCFXWIfxYcR7ONuvoRNItlwY-BaJnBxEN5ZlkptVlm5Ro3Ee_oCddTO8070P1bTve_wQtohfPRMB7ejR9OYFdspExJ1U6hWb1_8DN0vBU7lzv2BUAohxY
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Field+effect+transistors+with+negative+capacitance+layers&rft.inventor=Yang%2C+Chan-Lon&rft.inventor=Yang%2C+Chansyun+David&rft.inventor=Chang%2C+Keh-Jeng&rft.date=2024-07-02&rft.externalDBID=B2&rft.externalDocID=US12027605B2