Semiconductor memory devices and methods of fabricating the same
A semiconductor memory device includes a first semiconductor chip and a second semiconductor chip. Each semiconductor chip of the first and second semiconductor chips may include a cell array region and a peripheral circuit region. The cell array region may include an electrode structure including e...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
21.05.2024
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A semiconductor memory device includes a first semiconductor chip and a second semiconductor chip. Each semiconductor chip of the first and second semiconductor chips may include a cell array region and a peripheral circuit region. The cell array region may include an electrode structure including electrodes sequentially stacked on a body conductive layer and vertical structures extending through the electrode structure and connected to the body conductive layer. The peripheral circuit region may include a residual substrate on the body conductive layer and on which a peripheral transistor is located. A bottom surface of the body conductive layer of the second semiconductor chip may face a bottom surface of the body conductive layer of the first semiconductor chip. |
---|---|
AbstractList | A semiconductor memory device includes a first semiconductor chip and a second semiconductor chip. Each semiconductor chip of the first and second semiconductor chips may include a cell array region and a peripheral circuit region. The cell array region may include an electrode structure including electrodes sequentially stacked on a body conductive layer and vertical structures extending through the electrode structure and connected to the body conductive layer. The peripheral circuit region may include a residual substrate on the body conductive layer and on which a peripheral transistor is located. A bottom surface of the body conductive layer of the second semiconductor chip may face a bottom surface of the body conductive layer of the first semiconductor chip. |
Author | Cho, Eunsuk Hwang, Sung-Min Lim, Joon-Sung |
Author_xml | – fullname: Hwang, Sung-Min – fullname: Cho, Eunsuk – fullname: Lim, Joon-Sung |
BookMark | eNrjYmDJy89L5WRwCE7NzUzOz0spTS7JL1LITc3NL6pUSEkty0xOLVZIzEsBCpVk5KcUK-SnKaQlJhVlJieWZOalK5RkpCoUJ-am8jCwpiXmFKfyQmluBkU31xBnD93Ugvz41OKCxOTUvNSS-NBgQ0NLS0MLC1MnI2Ni1AAA_P4zZQ |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US11991885B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US11991885B23 |
IEDL.DBID | EVB |
IngestDate | Fri Aug 23 06:55:25 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US11991885B23 |
Notes | Application Number: US202117460814 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240521&DB=EPODOC&CC=US&NR=11991885B2 |
ParticipantIDs | epo_espacenet_US11991885B2 |
PublicationCentury | 2000 |
PublicationDate | 20240521 |
PublicationDateYYYYMMDD | 2024-05-21 |
PublicationDate_xml | – month: 05 year: 2024 text: 20240521 day: 21 |
PublicationDecade | 2020 |
PublicationYear | 2024 |
RelatedCompanies | Samsung Electronics Co., Ltd |
RelatedCompanies_xml | – name: Samsung Electronics Co., Ltd |
Score | 3.5381546 |
Snippet | A semiconductor memory device includes a first semiconductor chip and a second semiconductor chip. Each semiconductor chip of the first and second... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Semiconductor memory devices and methods of fabricating the same |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240521&DB=EPODOC&locale=&CC=US&NR=11991885B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MKeqbTkXnhQjSt2K73taHovTGEHbBrrK30TbpUFg61or47z3pOueLvoSQwOEk8OU7Sc4F4N5kKk00ncm6QRVs7FxOqarLVLOQEZjZs6kIcB6OzEGsP8-MWQvet7EwdZ7Qzzo5IiIqQ7xX9Xm92j1i-bVvZfmQvuFQ8RhOHV9qbsdIT0hHku86wWTsjz3J85w4kkYvjipcfPp9w8Xjeg_NaEugIXh1RVTK6jelhMewP0FpvDqBFuMdOPS2ldc6cDBsPryx22CvPIWnSPixF1wkaC3WZClcZL8IZTXUScIp2VSDLkmRkzxJN_V_-IKgiUfKZMnO4C4Mpt5ARlXmP-uex9FOa-0c2rzg7AII2nBoZGoas5RMV9PMNuzM1lhiJQZFPCmX0P1bTve_ySs4EnsoPsd76jW0q_UHu0HOrdLberO-AQxChkY |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MKc43nYqbtwjSt-K6tuv6UJT1QtXdcK3sbbRNJgpLx1oR_70nXed80ZcQEjicBL58J8m5ANx0mEIjVWOyptMWNuZcjqmiyVQ1kBFYp21SEeA8GHb8UHuc6tMKvG9iYYo8oZ9FckREVIJ4z4vzerl9xHIK38rsNn7DofTOCyxHKm_HSE9IR5LTs9zxyBnZkm1b4UQaPluKcPHpdvUeHtc7aGIbAg3uS09EpSx_U4p3ALtjlMbzQ6gwXoeavam8Voe9Qfnhjd0Se9kR3E-EH3vKRYLWdEUWwkX2i1BWQJ1EnJJ1NeiMpHMyj-J1_R_-StDEI1m0YMdw7bmB7cuoyuxn3bNwstVaPYEqTzk7BYI2HBqZqsqMVqIpcWLqZmKqLDIinSKeWg1o_i2n-d_kFdT8YNCf9R-GT2ewL_ZTfJS3lXOo5qsPdoH8m8eXxcZ9A4QHiTk |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+memory+devices+and+methods+of+fabricating+the+same&rft.inventor=Hwang%2C+Sung-Min&rft.inventor=Cho%2C+Eunsuk&rft.inventor=Lim%2C+Joon-Sung&rft.date=2024-05-21&rft.externalDBID=B2&rft.externalDocID=US11991885B2 |