Structure and method for testing of PIC with an upturned mirror

A structure and method for the wafer level testing of interposer-based photonic integrated circuits is described that includes the formation of an upturned mirror structure and the method of utilizing the interposer-based mirror structure for electrical and optical testing of optoelectrical circuits...

Full description

Saved in:
Bibliographic Details
Main Authors Yang, Jing, Venkatesan, Suresh, Soldano, Lucas, Lee, Yong Meng
Format Patent
LanguageEnglish
Published 05.03.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A structure and method for the wafer level testing of interposer-based photonic integrated circuits is described that includes the formation of an upturned mirror structure and the method of utilizing the interposer-based mirror structure for electrical and optical testing of optoelectrical circuits that include emitting components such as lasers, detecting components such as photodetectors, and both emitting and detecting components. Electrical activation of the optoelectrical emitting or sending devices and the subsequent detection and measurement of the optical signals in detecting or receiving devices provides information on the operability or functionality of the PIC on the die at the wafer level, prior to die separation or singulation, using the electrical and optical components of the PIC circuit.
AbstractList A structure and method for the wafer level testing of interposer-based photonic integrated circuits is described that includes the formation of an upturned mirror structure and the method of utilizing the interposer-based mirror structure for electrical and optical testing of optoelectrical circuits that include emitting components such as lasers, detecting components such as photodetectors, and both emitting and detecting components. Electrical activation of the optoelectrical emitting or sending devices and the subsequent detection and measurement of the optical signals in detecting or receiving devices provides information on the operability or functionality of the PIC on the die at the wafer level, prior to die separation or singulation, using the electrical and optical components of the PIC circuit.
Author Lee, Yong Meng
Yang, Jing
Soldano, Lucas
Venkatesan, Suresh
Author_xml – fullname: Yang, Jing
– fullname: Venkatesan, Suresh
– fullname: Soldano, Lucas
– fullname: Lee, Yong Meng
BookMark eNrjYmDJy89L5WSwDy4pKk0uKS1KVUjMS1HITS3JyE9RSMsvUihJLS7JzEtXyE9TCPB0VijPLMkAKlEoLQAqzksFKs0sKsov4mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhoaWRoaGpmZORsbEqAEAdvEyZA
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US11921156B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US11921156B23
IEDL.DBID EVB
IngestDate Fri Oct 11 05:32:26 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US11921156B23
Notes Application Number: US202117242701
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240305&DB=EPODOC&CC=US&NR=11921156B2
ParticipantIDs epo_espacenet_US11921156B2
PublicationCentury 2000
PublicationDate 20240305
PublicationDateYYYYMMDD 2024-03-05
PublicationDate_xml – month: 03
  year: 2024
  text: 20240305
  day: 05
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies POET Technologies, Inc
RelatedCompanies_xml – name: POET Technologies, Inc
Score 3.5325346
Snippet A structure and method for the wafer level testing of interposer-based photonic integrated circuits is described that includes the formation of an upturned...
SourceID epo
SourceType Open Access Repository
SubjectTerms MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS
OPTICS
PHYSICS
TESTING
Title Structure and method for testing of PIC with an upturned mirror
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240305&DB=EPODOC&locale=&CC=US&NR=11921156B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3NS8MwFH-M-XnTquj8IIL0NlTaNPVQhKYtU9hW3Cq7DdM2Mg9taTv8932Jm_Oi1ySE5MHvfeXl9wBu2INk0mZpnwmMdGzHtVAPUonAY45gUrhUV7sPR84gsZ9ndNaBj_VfGM0T-qnJERFRKeK91fq62iSxAl1b2dyKBQ6Vj9HUC8xVdKzI5e6oGfheGI-DMTc595KJOXrx7hXvF8YqPqrrLeVGK5798NVXv1Kq3yYlOoDtGHcr2kPo5IUBe3zdec2A3eHqwduAHV2hmTY4uEJhc4QOtiZ9XdY5eSsy8t0EmqD3SVrFmVG8k1KS-IkTlWTFJWRZtSp1iUsXdV3Wx3AdhVM-6OOZ5j8CmCeTzfGtE-gWZZGfAkE85ugcUyFVG1sXbT1LqcgcJ0O_w7LkGfT-3qf33-Q57Cth6loregFdvFV-ica3FVdaal8DXoc5
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MeZlvOhWdtwjSt6HSppkPRWi70ekuxXWyt2LaRuZDOtoO_74ncXO-6GsSQnLgO7ecfAfghj0IJiyWtBnHSMeyOybqQSoQeMzmTPAO1dXuw5EdTK2nGZ3V4GP9F0bzhH5qckREVIJ4r7S-XmySWL6urSxv-RyH8sde5PjGKjpW5HJ31PBdpxuO_bFneJ4znRijF-de8X5hrOKiut5iGBLqUOnVVb9SFr9NSm8ftkPcTVYHUMtkExreuvNaE3aHqwfvJuzoCs2kxMEVCstDdLA16euyyMibTMl3E2iC3iepFGeGfCe5IGHfIyrJikvIclGp1CUunRdFXhzBda8beUEbzxT_CCCeTjbHN4-hLnOZnQBBPGboHFMuVBvbDtp6llCe2naKfodpilNo_b1P67_JK2gE0XAQD_qj5zPYU4LVdVf0HOp4w-wCDXHFL7UEvwB7QIoj
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Structure+and+method+for+testing+of+PIC+with+an+upturned+mirror&rft.inventor=Yang%2C+Jing&rft.inventor=Venkatesan%2C+Suresh&rft.inventor=Soldano%2C+Lucas&rft.inventor=Lee%2C+Yong+Meng&rft.date=2024-03-05&rft.externalDBID=B2&rft.externalDocID=US11921156B2