Power rails for stacked semiconductor device

The present disclosure describes a method to form a stacked semiconductor device with power rails. The method includes forming the stacked semiconductor device on a first surface of a substrate. The stacked semiconductor device includes a first fin structure, an isolation structure on the first fin...

Full description

Saved in:
Bibliographic Details
Main Authors Yang, Chan-Lon, Yang, Chansyun David, Chang, Keh-Jeng
Format Patent
LanguageEnglish
Published 26.12.2023
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The present disclosure describes a method to form a stacked semiconductor device with power rails. The method includes forming the stacked semiconductor device on a first surface of a substrate. The stacked semiconductor device includes a first fin structure, an isolation structure on the first fin structure, and a second fin structure above the first fin structure and in contact with the isolation structure. The first fin structure includes a first source/drain (S/D) region, and the second fin structure includes a second S/D region. The method also includes etching a second surface of the substrate and a portion of the first S/D region or the second S/D region to form an opening. The second surface is opposite to the first surface. The method further includes forming a dielectric barrier in the opening and forming an S/D contact in the opening.
AbstractList The present disclosure describes a method to form a stacked semiconductor device with power rails. The method includes forming the stacked semiconductor device on a first surface of a substrate. The stacked semiconductor device includes a first fin structure, an isolation structure on the first fin structure, and a second fin structure above the first fin structure and in contact with the isolation structure. The first fin structure includes a first source/drain (S/D) region, and the second fin structure includes a second S/D region. The method also includes etching a second surface of the substrate and a portion of the first S/D region or the second S/D region to form an opening. The second surface is opposite to the first surface. The method further includes forming a dielectric barrier in the opening and forming an S/D contact in the opening.
Author Yang, Chansyun David
Yang, Chan-Lon
Chang, Keh-Jeng
Author_xml – fullname: Yang, Chan-Lon
– fullname: Yang, Chansyun David
– fullname: Chang, Keh-Jeng
BookMark eNrjYmDJy89L5WTQCcgvTy1SKErMzClWSMsvUiguSUzOTk1RKE7NzUzOz0spTS4BiqaklmUmp_IwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvjQYENDC1MTS0MDJyNjYtQAAJfbK9w
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US11854910B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US11854910B23
IEDL.DBID EVB
IngestDate Fri Jul 19 13:05:48 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US11854910B23
Notes Application Number: US202217663608
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231226&DB=EPODOC&CC=US&NR=11854910B2
ParticipantIDs epo_espacenet_US11854910B2
PublicationCentury 2000
PublicationDate 20231226
PublicationDateYYYYMMDD 2023-12-26
PublicationDate_xml – month: 12
  year: 2023
  text: 20231226
  day: 26
PublicationDecade 2020
PublicationYear 2023
RelatedCompanies Taiwan Semiconductor Manufacturing Co., Ltd
RelatedCompanies_xml – name: Taiwan Semiconductor Manufacturing Co., Ltd
Score 3.513708
Snippet The present disclosure describes a method to form a stacked semiconductor device with power rails. The method includes forming the stacked semiconductor device...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Power rails for stacked semiconductor device
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231226&DB=EPODOC&locale=&CC=US&NR=11854910B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KFfWmVdH6IILkZDBN0916CEI2CUWwDbaR3kr2EaiHtDQR_76zS2q96G2ZhX0MfDPf7M7OAtzn6HIULTDI4UPX8T3hOly4Awe5vUJ_m4snbrItxmSU-S_zwbwFH9u3MKZO6JcpjoiIEoj32tjr9e4QKzK5ldUjX6Jo9ZzMgshuomMkK0gn7CgM4nQSTZjNWJBN7fFbgDwaI6GeG6K53kMaTTUa4vdQv0pZ_3YpyTHspzhaWZ9AS5UdOGTbn9c6cPDaXHhjs8FedQoPqf7QzNroVVlINS3kdQhBaVU6v31V6sKtKJVKY_8M7pJ4xkYOTrv42eMim-5W2D-HNsb-6gIsSaRX9N1cSZX7lApeDFVBFCXUE0LK3iV0_x6n-1_nFRxpfenMDI9cQ7vefKob9K81vzWK-QaAe3_v
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KFetNq6L1FUFyMpimabYegpAXUds02ER6C9lHQA9paSL-fWdDa73obZmFfQx8M9_szs4C3ObocgQpMMihI10zDaZrlOlDDbm9QH-bswfaZFtEVpiaz_PhvAUfm7cwTZ3Qr6Y4IiKKId7rxl4vt4dYXpNbWd3TdxQtHoPE9tR1dIxkBemE6jm2H0-9qau6rp3O1OjVRh6NkVBfd9Bc7yDFJhIN_psjX6Usf7uU4AB2YxytrA-hJcoudNzNz2td2JusL7yxucZedQR3sfzQTFnJVSlINRXkdQhBrlQyv31RysKtKOVCYv8YbgI_cUMNp81-9pils-0KByfQxthfnILCLW4UAz0XXOQmIYwWI1FYgljEYIzz_hn0_h6n91_nNXTCZDLOxk_RyznsS93JLA3DuoB2vfoUl-hra3rVKOkbq2CC4g
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Power+rails+for+stacked+semiconductor+device&rft.inventor=Yang%2C+Chan-Lon&rft.inventor=Yang%2C+Chansyun+David&rft.inventor=Chang%2C+Keh-Jeng&rft.date=2023-12-26&rft.externalDBID=B2&rft.externalDocID=US11854910B2