Eight-transistor static random access memory, layout thereof, and method for manufacturing the same
A Static Random Access Memory (SRAM) cell includes a write port including a first inverter including a first pull-up transistor and a first pull-down transistor, and a second inverter including a second pull-up transistor and a second pull-down transistor and cross-coupled with the first inverter; a...
Saved in:
Main Authors | , , , , , |
---|---|
Format | Patent |
Language | English |
Published |
28.11.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A Static Random Access Memory (SRAM) cell includes a write port including a first inverter including a first pull-up transistor and a first pull-down transistor, and a second inverter including a second pull-up transistor and a second pull-down transistor and cross-coupled with the first inverter; and a read port including a read pass-gate transistor and a read pull-down transistor serially connected to each. A first doped concentration of impurities doped in channel regions of the second pull-down transistor and the read pull-down transistor is greater than a second doped concentration of the impurities doped in a channel region of the first pull-down transistor, or the impurities are doped in the channel regions of the second pull-down transistor and the read pull-down transistor and are not doped in the channel region of the first pull-down transistor. |
---|---|
AbstractList | A Static Random Access Memory (SRAM) cell includes a write port including a first inverter including a first pull-up transistor and a first pull-down transistor, and a second inverter including a second pull-up transistor and a second pull-down transistor and cross-coupled with the first inverter; and a read port including a read pass-gate transistor and a read pull-down transistor serially connected to each. A first doped concentration of impurities doped in channel regions of the second pull-down transistor and the read pull-down transistor is greater than a second doped concentration of the impurities doped in a channel region of the first pull-down transistor, or the impurities are doped in the channel regions of the second pull-down transistor and the read pull-down transistor and are not doped in the channel region of the first pull-down transistor. |
Author | Hu, Yao-Chung Lu, Shau-Wei Chang, Hao Lo, Kuo-Hung Li, Kun-Hsi Hsu, Kang-Yu |
Author_xml | – fullname: Hu, Yao-Chung – fullname: Lo, Kuo-Hung – fullname: Chang, Hao – fullname: Li, Kun-Hsi – fullname: Lu, Shau-Wei – fullname: Hsu, Kang-Yu |
BookMark | eNqNy70OgkAQBGAKLfx7h7WHArDQVoOxV2uyOfbgEu6W3C4Fb--Z-ABWk8x8s81WgQNtMtO4ftBCIwZxohxBFNUZSEXHHtAYEgFPnuOSw4gLzwo6UCS2OSSUNh24A5u-HsNs0egcXei_CgQ97bO1xVHo8Mtddrw3r9ujoIlbkgkNBdL2_SzLc12dqsu1qv8xHwyKQHw |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US11832429B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US11832429B23 |
IEDL.DBID | EVB |
IngestDate | Fri Aug 23 06:55:32 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US11832429B23 |
Notes | Application Number: US202017129850 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231128&DB=EPODOC&CC=US&NR=11832429B2 |
ParticipantIDs | epo_espacenet_US11832429B2 |
PublicationCentury | 2000 |
PublicationDate | 20231128 |
PublicationDateYYYYMMDD | 2023-11-28 |
PublicationDate_xml | – month: 11 year: 2023 text: 20231128 day: 28 |
PublicationDecade | 2020 |
PublicationYear | 2023 |
RelatedCompanies | TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD |
RelatedCompanies_xml | – name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD – name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD |
Score | 3.513962 |
Snippet | A Static Random Access Memory (SRAM) cell includes a write port including a first inverter including a first pull-up transistor and a first pull-down... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Eight-transistor static random access memory, layout thereof, and method for manufacturing the same |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231128&DB=EPODOC&locale=&CC=US&NR=11832429B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED-GivqmU9H5QQTp04rtuq7rQxHWdgxhH7hN9jaSLIWJbYfrkP333sXN-aJvJQ0hufY-ktzvdwAPduIpqy6kWZOcm3XVVCaXvjSVq5q-l3hSWARO7vYanXH9eeJOSvC2xcJontBPTY6IGiVR3wttrxe7Q6xI51YuH8Ucm_Kn9iiIjM3uGIMVtLdG1AriQT_qh0YYBuOh0XsJbPp10fa20FzvUxhNPPvxa4tQKYvfLqV9AgcDHC0rTqGksjIchdvKa2U47G4uvPFxo3vLM5Cx5vwoyLlobg9GYKC5ZNgwy1PGdelDllLq7LrK3vk6XxWM4juVJ1WGndh3uWiGcSpLebYiUINGKVIvtuSpOof7djwKOybOdvojmul4uFuYcwF7WZ6pS2COZyW25c88kfi4Y2sIm_uOcGwHP5grXHkFlb_Hqfz38hqOScyExqs1b2Cv-FipW3TLhbjT8vwCH7uUyQ |
link.rule.ids | 230,309,786,891,25594,76904 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bT8IwFD4haMQ3RY3grSZmTyxujDH2sJiwjaByi4DhjbSlSzBuIzJi-PeeVhBf9K1pm2Y727m1_b4DcGdGjjBqjOtVTqleEw2hU-5yXdii4TqRw5khwcndXr09rj1N7EkO3rZYGMUT-qnIEVGjOOp7puz1YreJFai7lct7Nseu9KE18gJtkx1jsIL2VguaXjjoB31f831vPNR6L54pf120vU0013sOpoSSZz98bUpUyuK3S2kdwf4AV0uyY8iJpAgFf1t5rQgH3c2BNzY3urc8AR4qzo9MOhfF7UEkGGjOCXbM0phQVfqQxPLq7LpC3uk6XWVExncijSoEJ5HvctEE41QS02QlQQ0KpShnkSWNxSnctsKR39bxaac_opmOh7sXs84gn6SJOAdiOUZkGu7MYZGLGVudmdS1mGVa-MFsZvMSlP9ep_zf4A0U2qNuZ9p57D1fwKEUuUTmVRuXkM8-VuIKXXTGrpVsvwA7q5e0 |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Eight-transistor+static+random+access+memory%2C+layout+thereof%2C+and+method+for+manufacturing+the+same&rft.inventor=Hu%2C+Yao-Chung&rft.inventor=Lo%2C+Kuo-Hung&rft.inventor=Chang%2C+Hao&rft.inventor=Li%2C+Kun-Hsi&rft.inventor=Lu%2C+Shau-Wei&rft.inventor=Hsu%2C+Kang-Yu&rft.date=2023-11-28&rft.externalDBID=B2&rft.externalDocID=US11832429B2 |