Methods of manufacturing semiconductor devices

A method of manufacturing a semiconductor device includes forming a first pattern structure having a first opening and a second pattern structure having a second opening on a substrate, forming a gap fill layer in the second opening, forming fences and contact structures in the first opening, removi...

Full description

Saved in:
Bibliographic Details
Main Authors Yoon, Bo Un, Bae, Jin Woo, Park, Jong Hyuk, Yoon, Il Young, Choi, Bong Sik, Park, Hye Sung
Format Patent
LanguageEnglish
Published 14.02.2023
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A method of manufacturing a semiconductor device includes forming a first pattern structure having a first opening and a second pattern structure having a second opening on a substrate, forming a gap fill layer in the second opening, forming fences and contact structures in the first opening, removing the gap fill layer in the second opening, forming an upper conductive layer to cover the first and second pattern structures, the fences, and the contact structures, forming a mask pattern based on a photolithography process using the second pattern structure covered by the upper conductive layer as an align mark, and etching the upper conductive layer using the mask pattern to form upper conductive patterns. A width of the second opening is larger than a width of a first opening. A thickness of the upper conductive layer is smaller than a depth of the second opening.
AbstractList A method of manufacturing a semiconductor device includes forming a first pattern structure having a first opening and a second pattern structure having a second opening on a substrate, forming a gap fill layer in the second opening, forming fences and contact structures in the first opening, removing the gap fill layer in the second opening, forming an upper conductive layer to cover the first and second pattern structures, the fences, and the contact structures, forming a mask pattern based on a photolithography process using the second pattern structure covered by the upper conductive layer as an align mark, and etching the upper conductive layer using the mask pattern to form upper conductive patterns. A width of the second opening is larger than a width of a first opening. A thickness of the upper conductive layer is smaller than a depth of the second opening.
Author Bae, Jin Woo
Yoon, Il Young
Choi, Bong Sik
Park, Jong Hyuk
Yoon, Bo Un
Park, Hye Sung
Author_xml – fullname: Yoon, Bo Un
– fullname: Bae, Jin Woo
– fullname: Park, Jong Hyuk
– fullname: Yoon, Il Young
– fullname: Choi, Bong Sik
– fullname: Park, Hye Sung
BookMark eNrjYmDJy89L5WTQ800tychPKVbIT1PITcwrTUtMLiktysxLVyhOzc1Mzs9LKU0uyS9SSEkty0xOLeZhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYaGphaGxoYWTkbGxKgBACq2LP4
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US11581318B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US11581318B23
IEDL.DBID EVB
IngestDate Fri Aug 30 05:42:21 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US11581318B23
Notes Application Number: US202117237195
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230214&DB=EPODOC&CC=US&NR=11581318B2
ParticipantIDs epo_espacenet_US11581318B2
PublicationCentury 2000
PublicationDate 20230214
PublicationDateYYYYMMDD 2023-02-14
PublicationDate_xml – month: 02
  year: 2023
  text: 20230214
  day: 14
PublicationDecade 2020
PublicationYear 2023
RelatedCompanies Samsung Electronics Co., Ltd
RelatedCompanies_xml – name: Samsung Electronics Co., Ltd
Score 3.4404721
Snippet A method of manufacturing a semiconductor device includes forming a first pattern structure having a first opening and a second pattern structure having a...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Methods of manufacturing semiconductor devices
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230214&DB=EPODOC&locale=&CC=US&NR=11581318B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMQctTQTWy7qJlinJusCcaKabaJZmrJuaYgKsf5IMU1NTwQtk_cw8Qk28IkwjmBiyYHthwOeEloMPRwTmqGRgfi8Bl9cFiEEsF_DaymL9pEygUL69W4itixq0dwxsTxsZmqi5ONm6Bvi7-DurOTvbhgar-QXZAhs-FobA9OsELK5ZQc1o0Dn7rmFOoF0pBchVipsgA1sA0LS8EiEGptQ8YQZOZ9jNa8IMHL7QCW8gE5r3ikUY9HzBlz0XK-SnKeQm5pWCtiSA9xgqFIMWuOfngU5uzS9SSEkFZ35RBkU31xBnD12gxfFwX8aHBiPcaCzGwALs_adKMCiAzp9PTEqxTLYwA12qa5KUAqxiLcxM0kwtjRMNjdMkGaRwmyOFT1KagQsUYqAlyIYmMgwsJUWlqbLAGrYkSQ4cNABhvH94
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1dT4MwFL1ZpnG-6dTo_MLE8FYN0jF4ICbACOpgiwOzN8JHSTQRlsHi3_e2Yc4XfSOQtND09NzSc88FuB1xaSLyMkmMPCOIRI0kWqESllPkn1RhjAmBbKB5EX1eDBcd-Njkwgif0C9hjoiIyhDvjVivl9ufWI7QVtb36Tveqh7d0HTkdneM8fSDQmXHMsezqTO1Zds2o7kcvJoY-OgKzl8Ll-udEXfn5aHTm8WzUpa_KcU9gN0ZtlY2h9BhZR969qbyWh_2_PbAGy9b7NVHcOeLYs-1VBXSZ1KueUqCyDGUai5wr0ru3FqtpJwJ8B_DjTsObY9gx_HPV8bRfPuO6gl0cffPTkHi_vNJmhuZrvGiujTNkWJ1jRZDQ00UtTiDwd_tDP57eA09L_Qn8eQpeDmHfT56XI6s0AvoNqs1u0S2bdIrMUzfgDSCZQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Methods+of+manufacturing+semiconductor+devices&rft.inventor=Yoon%2C+Bo+Un&rft.inventor=Bae%2C+Jin+Woo&rft.inventor=Park%2C+Jong+Hyuk&rft.inventor=Yoon%2C+Il+Young&rft.inventor=Choi%2C+Bong+Sik&rft.inventor=Park%2C+Hye+Sung&rft.date=2023-02-14&rft.externalDBID=B2&rft.externalDocID=US11581318B2