Cover

Loading…
Abstract A method includes forming a gate stack, which includes a gate dielectric and a metal gate electrode over the gate dielectric. An inter-layer dielectric is formed on opposite sides of the gate stack. The gate stack and the inter-layer dielectric are planarized. The method further includes forming an inhibitor film on the gate stack, with at least a portion of the inter-layer dielectric exposed, selectively depositing a dielectric hard mask on the inter-layer dielectric, with the inhibitor film preventing the dielectric hard mask from being formed thereon, and etching to remove a portion of the gate stack, with the dielectric hard mask acting as a portion of a corresponding etching mask.
AbstractList A method includes forming a gate stack, which includes a gate dielectric and a metal gate electrode over the gate dielectric. An inter-layer dielectric is formed on opposite sides of the gate stack. The gate stack and the inter-layer dielectric are planarized. The method further includes forming an inhibitor film on the gate stack, with at least a portion of the inter-layer dielectric exposed, selectively depositing a dielectric hard mask on the inter-layer dielectric, with the inhibitor film preventing the dielectric hard mask from being formed thereon, and etching to remove a portion of the gate stack, with the dielectric hard mask acting as a portion of a corresponding etching mask.
Author Tsai, Teng-Chun
Yang, Kai-Chieh
Wu, Wei-Hao
Lin, Zhi-Chang
Perng, Tsu-Hsiu
Author_xml – fullname: Yang, Kai-Chieh
– fullname: Wu, Wei-Hao
– fullname: Lin, Zhi-Chang
– fullname: Perng, Tsu-Hsiu
– fullname: Tsai, Teng-Chun
BookMark eNrjYmDJy89L5WSw8U0tychPKVbIT1NILi0pycxLV8hNLUnMUUhPLEktVkjMS1EoLikqTS4pLQJy0_KLclNTFEoyUotS89N4GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakl8aLChoamJqYmBgZORMTFqAAMFMcw
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US11545400B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US11545400B23
IEDL.DBID EVB
IngestDate Fri Jul 19 12:59:54 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US11545400B23
Notes Application Number: US202017113431
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230103&DB=EPODOC&CC=US&NR=11545400B2
ParticipantIDs epo_espacenet_US11545400B2
PublicationCentury 2000
PublicationDate 20230103
PublicationDateYYYYMMDD 2023-01-03
PublicationDate_xml – month: 01
  year: 2023
  text: 20230103
  day: 03
PublicationDecade 2020
PublicationYear 2023
RelatedCompanies Taiwan Semiconductor Manufacturing Co., Ltd
Taiwan Semiconductor Manufacturing Company, Ltd
RelatedCompanies_xml – name: Taiwan Semiconductor Manufacturing Co., Ltd
– name: Taiwan Semiconductor Manufacturing Company, Ltd
Score 3.4377778
Snippet A method includes forming a gate stack, which includes a gate dielectric and a metal gate electrode over the gate dielectric. An inter-layer dielectric is...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CHEMICAL SURFACE TREATMENT
CHEMISTRY
COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
COATING MATERIAL WITH METALLIC MATERIAL
COATING METALLIC MATERIAL
DIFFUSION TREATMENT OF METALLIC MATERIAL
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL
METALLURGY
SEMICONDUCTOR DEVICES
SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION
Title Methods of cutting metal gates and structures formed thereof
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230103&DB=EPODOC&locale=&CC=US&NR=11545400B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp6LzgwjSt2LbtLUFi9AvhrAP3Cp7G02XgKLtoB3--15i53zRt5BAuATu8rvL7-4Abi2GoIJRoVvC5OigLG09zx00hqbwPddlLi0Uy3fkDjL7ae7MO_C2yYVRdUI_VXFE1KgC9b1R9nq1DWLFiltZ37FXnKoe01kQa613jHjaNKgWh0EyGcfjSIuiIJtqo-dAVp1BcGKEaK53EEbfS21IXkKZlbL6_aSkh7A7wd3K5gg6vOzBfrTpvNaDvWH74Y3DVvfqY3gYqmbPNakEKdaKrkw-UMh3IiNhNcnLJfmuBrtGF5pIMMqXROI7XokTuEmTWTTQUYzFz5kX2XQrMT2FblmV_EwSkZgv__YQ1zt27jtMeAZHYycs4edeTs-h__c-_f8WL-BA3p-KLtBL6KK8_Arf24Zdq4v6AhlghCQ
link.rule.ids 230,309,783,888,25576,76882
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFOebTsXNrwjSt2G7rKUFi7B2peq6DbfJ3krTJqBoO-iG_76X2Dlf9C0kEC4Hd_ndN8BNlyGoYFR0usLgaKBkvU6SmKgMDeHYlsUsmqos35EVznuPC3NRg7dNLYzqE_qpmiOiRKUo7yulr5dbJ5avcivLW_aKW8V9MHN9rbKOEU8bOtX8vjuYjP2xp3meO59qo2dXdp1BcKL3UV3vIMS25bSDwUtfVqUsf38pwQHsTvC2fHUINZ43oeFtJq81YS-qAt64rGSvPIK7SA17LkkhSLpW6crkA4l8J9ITVpIkz8h3N9g1mtBEglGeEYnveCGO4ToYzLywg2TEP2-O59MtxfQE6nmR81OZiMQcGdtDXG_2EsdkwtY5KjvRFU5iJ7QF7b_vaf93eAWNcBYN4-HD6OkM9iUvlaeBnkMdaecX-Peu2KVi2hdz8ocU
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Methods+of+cutting+metal+gates+and+structures+formed+thereof&rft.inventor=Yang%2C+Kai-Chieh&rft.inventor=Wu%2C+Wei-Hao&rft.inventor=Lin%2C+Zhi-Chang&rft.inventor=Perng%2C+Tsu-Hsiu&rft.inventor=Tsai%2C+Teng-Chun&rft.date=2023-01-03&rft.externalDBID=B2&rft.externalDocID=US11545400B2