Set indexing for first-level and second-level set-associative cache

An apparatus comprises first-level and second-level set-associative caches each comprising the same number of sets of cache entries. Indexing circuitry generates, based on a lookup address, a set index identifying which set of the first-level set-associative cache or the second-level set-associative...

Full description

Saved in:
Bibliographic Details
Main Authors Lee, Chang Joo, Ishii, Yasuo, Farooq, Muhammad Umar, Dundas, James David
Format Patent
LanguageEnglish
Published 27.09.2022
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Abstract An apparatus comprises first-level and second-level set-associative caches each comprising the same number of sets of cache entries. Indexing circuitry generates, based on a lookup address, a set index identifying which set of the first-level set-associative cache or the second-level set-associative cache is a selected set of cache entries to be looked up for information associated with the lookup address. The indexing circuitry generates the set index using an indexing scheme which maps the lookup address to the same set index for both the first-level set-associative cache and the second-level set-associative cache. This can make migration of cached information between the cache levels more efficient, which can be particularly useful for caches with high access frequency, such as branch target buffers for a branch predictor.
AbstractList An apparatus comprises first-level and second-level set-associative caches each comprising the same number of sets of cache entries. Indexing circuitry generates, based on a lookup address, a set index identifying which set of the first-level set-associative cache or the second-level set-associative cache is a selected set of cache entries to be looked up for information associated with the lookup address. The indexing circuitry generates the set index using an indexing scheme which maps the lookup address to the same set index for both the first-level set-associative cache and the second-level set-associative cache. This can make migration of cached information between the cache levels more efficient, which can be particularly useful for caches with high access frequency, such as branch target buffers for a branch predictor.
Author Farooq, Muhammad Umar
Lee, Chang Joo
Dundas, James David
Ishii, Yasuo
Author_xml – fullname: Lee, Chang Joo
– fullname: Ishii, Yasuo
– fullname: Farooq, Muhammad Umar
– fullname: Dundas, James David
BookMark eNqNyk0KwjAQhuEsdOHfHcYDZNHWXMCiuK-uy5B80UCYlE4oHt9ND-DqhYd3bzZSBDvTD6iUJOCb5E2xzBTTrNVmLMjEEkjhi4QVFNWyavGJa1pAnv0HR7ONnBWntQdzvt-e_cNiKiN0Yg9BHV9D01yca113bbt_nh98ojQi
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US11455253B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US11455253B23
IEDL.DBID EVB
IngestDate Fri Jul 19 14:55:35 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US11455253B23
Notes Application Number: US202017060624
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220927&DB=EPODOC&CC=US&NR=11455253B2
ParticipantIDs epo_espacenet_US11455253B2
PublicationCentury 2000
PublicationDate 20220927
PublicationDateYYYYMMDD 2022-09-27
PublicationDate_xml – month: 09
  year: 2022
  text: 20220927
  day: 27
PublicationDecade 2020
PublicationYear 2022
RelatedCompanies Arm Limited
RelatedCompanies_xml – name: Arm Limited
Score 3.4216506
Snippet An apparatus comprises first-level and second-level set-associative caches each comprising the same number of sets of cache entries. Indexing circuitry...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title Set indexing for first-level and second-level set-associative cache
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220927&DB=EPODOC&locale=&CC=US&NR=11455253B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_HzTqej8IIL0LTjbtGkfirB2Ywj7wK6yt5G2KUykG7bqv-8ltM4Xfb1ASC65-12Su18A7iRiAhPMpB4TLmUWRz-YupImVpLjDuIiE6o4eTxxRjF7WtiLFrw2tTCaJ_RLkyOiRaVo75X215vtJVaocyvL-2SFovXjcO6HRn06Ns2eZ3Ij7PuD2TScBkYQ-HFkTJ79B0XIbdpWH931DobRXFnD4KWvqlI2vyFleAS7M-ytqI6hJYsOHATNz2sd2B_XD94d2NMZmmmJwtoKyxMIIlkRTXOIuEMw6iT5CoM4-qYSgIgoMlKqY25WC0pZUdGswqckqeJwPoXb4WAejCiOa_mjhGUcbadgnUG7WBfyHEiGANTzXDcXtmCew4Uiv-FMkfigoh15Ad2_--n-13gJh0qhKjfC5FfQrt4_5DUCcJXcaM19A6F6iXM
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_JhvWhWdXxGkb8XZZkv7UIS1G1P3hWtlbyNtU5hIN2zVf99LaJ0v-nqBkFxy97skd78A3AjEBMqpaTiU2wa1GPrB2BZGZEUp7iDGEy6Lk0fjziCkj_P2vAavVS2M4gn9UuSIaFEx2nuh_PV6c4nlq9zK_DZaomh13w9cXy9Px6bZckym-123N534E0_3PDec6eNn904Scpttq4vuegtDbCatoffSlVUp69-Q0t-H7Sn2lhUHUBOZBg2v-nlNg91R-eCtwY7K0IxzFJZWmB-CNxMFUTSHiDsEo06SLjGIM95kAhDhWUJyecxNSkEuCoNXq_ApSCw5nI_gut8LvIGB41r8KGERzjZTsI6hnq0ycQIkQQBqObad8janTodxSX7DqCTxQUV3xCk0_-6n-V_jFTQGwWi4GD6Mn85gTypX5kmY7BzqxfuHuEAwLqJLpcVvP3-MZg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Set+indexing+for+first-level+and+second-level+set-associative+cache&rft.inventor=Lee%2C+Chang+Joo&rft.inventor=Ishii%2C+Yasuo&rft.inventor=Farooq%2C+Muhammad+Umar&rft.inventor=Dundas%2C+James+David&rft.date=2022-09-27&rft.externalDBID=B2&rft.externalDocID=US11455253B2