Physically obfuscated circuit
A physically obfuscated circuit (POC) circuit including a plurality of subcircuits, each comprising at least one p-channel field effect transistor (FET) and at least one n-channel FET, connected such that the at least one n-channel FET, if supplied with an upper supply potential at its gate, supplie...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
06.09.2022
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A physically obfuscated circuit (POC) circuit including a plurality of subcircuits, each comprising at least one p-channel field effect transistor (FET) and at least one n-channel FET, connected such that the at least one n-channel FET, if supplied with an upper supply potential at its gate, supplies a lower supply potential to the gate of the at least one p-channel FET and the at least one p-channel FET, if supplied with the lower supply potential at its gate, supplies the upper supply potential to the gate of the at least one n-channel FET. |
---|---|
Bibliography: | Application Number: US202017004036 |