Reusing adjacent SIMD unit for fast wide result generation

A system for processing instructions with extended results includes a first instruction execution unit having a first result bus for execution of processor instructions. The system further includes a second instruction execution unit having a second result bus for execution of processor instructions...

Full description

Saved in:
Bibliographic Details
Main Authors Hofmann, Nicol, Klein, Michael, Yifrach, Osher, Lichtenau, Cedric
Format Patent
LanguageEnglish
Published 08.03.2022
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A system for processing instructions with extended results includes a first instruction execution unit having a first result bus for execution of processor instructions. The system further includes a second instruction execution unit having a second result bus for execution of processor instructions. The first instruction execution unit is configured to selectively send a portion of results calculated by the first instruction execution unit to the second instruction execution unit during prosecution of a processor instruction if the second instruction execution unit is not used for executing the processor instruction and if the received processor instruction produces a result having a data width greater than the width of the first result bus. The second instruction execution unit is configured to receive the portion of results calculated by the first instruction execution unit and put the received results on the second results bus.
AbstractList A system for processing instructions with extended results includes a first instruction execution unit having a first result bus for execution of processor instructions. The system further includes a second instruction execution unit having a second result bus for execution of processor instructions. The first instruction execution unit is configured to selectively send a portion of results calculated by the first instruction execution unit to the second instruction execution unit during prosecution of a processor instruction if the second instruction execution unit is not used for executing the processor instruction and if the received processor instruction produces a result having a data width greater than the width of the first result bus. The second instruction execution unit is configured to receive the portion of results calculated by the first instruction execution unit and put the received results on the second results bus.
Author Hofmann, Nicol
Lichtenau, Cedric
Klein, Michael
Yifrach, Osher
Author_xml – fullname: Hofmann, Nicol
– fullname: Klein, Michael
– fullname: Yifrach, Osher
– fullname: Lichtenau, Cedric
BookMark eNrjYmDJy89L5WSwCkotLc7MS1dITMlKTE7NK1EI9vR1USjNyyxRSMsvUkhLLC5RKM9MSVUoSi0uzSlRSE_NSy1KLMnMz-NhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBSDjUkviQ4MNDY3MLM1MDZ2MjIlRAwBCcDB-
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US11269651B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US11269651B23
IEDL.DBID EVB
IngestDate Fri Aug 30 05:40:20 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US11269651B23
Notes Application Number: US201916565946
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220308&DB=EPODOC&CC=US&NR=11269651B2
ParticipantIDs epo_espacenet_US11269651B2
PublicationCentury 2000
PublicationDate 20220308
PublicationDateYYYYMMDD 2022-03-08
PublicationDate_xml – month: 03
  year: 2022
  text: 20220308
  day: 08
PublicationDecade 2020
PublicationYear 2022
RelatedCompanies INTERNATIONAL BUSINESS MACHINES CORPORATION
RelatedCompanies_xml – name: INTERNATIONAL BUSINESS MACHINES CORPORATION
Score 3.375845
Snippet A system for processing instructions with extended results includes a first instruction execution unit having a first result bus for execution of processor...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title Reusing adjacent SIMD unit for fast wide result generation
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220308&DB=EPODOC&locale=&CC=US&NR=11269651B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1ZSwMxEB5KPd-0KrUeRJB9K7bJHq6wCN2DKvSgh_StbHazxSLb4mbx7zsJrfVFXycQZga-JF8y8wXgPnO46bhW3ESG4qiWHMRc1kqaPLXM2G4nLNNyTb2-3Z2arzNrVoHlthdG64R-aXFERFSCeJd6vV7vLrECXVtZPPB3NK2eo4kXGBt2TKmSXzGCjhcOB8HAN3zfm46N_shTnTKubbU7uFzvqWO00tkP3zqqK2X9e0uJTmB_iLPl8hQqIq_Bkb_9ea0Gh73Ng3cNDnSFZlKgcYPC4gyeRkKVqy9InC6V85KMX3oBKRGdBM-gJIsLSVR0BLl0-SHJQmtLq6jO4S4KJ363ie7Mf2KfT8c7z9kFVPNVLupAbMa5mQqkxTwx3VbKGWPtlAoaIwPilF5C4-95Gv8NXsGxyqMus3q8hqr8LMUN7ruS3-qEfQPWyoac
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4QfOBNUYP4WhPTGxH6FJPGpC0NKAVCW8ONdPsgElOIXeLfd3ZTxIteZ5PNzCTf7n67M98C3GcGVY2uFrWQoRi8JQcxl7XjFk00NdI7sZIJuSZvpPdD9WWmzSqw3PbCCJ3QLyGOiIiKEe9MrNfr3SWWI2oriwf6jqbVsxuYjlSyY1nm8iuSY5m9ydgZ25Jtm6EvjaYm75Tp6lrHwuV6z-DqvPzo9GbxrpT17y3FPYb9Cc6WsxOopHkdavb257U6HHrlg3cdDkSFZlygsURhcQpP05SXqy9IlCy584z4A88hG0QnwTMoyaKCER4dQS69-WBkIbSleVRncOf2ArvfQnfmP7HPQ3_nuXIO1XyVpw0gukKpmqRIi2msdtsJVRSlk8ipHCEDorJ8Ac2_52n-N3gLtX7gDefDwej1Eo54TkXJ1eMVVNnnJr3GPZjRG5G8b0sfiYk
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Reusing+adjacent+SIMD+unit+for+fast+wide+result+generation&rft.inventor=Hofmann%2C+Nicol&rft.inventor=Klein%2C+Michael&rft.inventor=Yifrach%2C+Osher&rft.inventor=Lichtenau%2C+Cedric&rft.date=2022-03-08&rft.externalDBID=B2&rft.externalDocID=US11269651B2