Memory cell array circuit

A memory cell array includes a first column of memory cells, a second column of memory cells, a first bit line, a second bit line and a source line. The second column of memory cells is separated from the first column of memory cells in a first direction. The first column of memory cells and the sec...

Full description

Saved in:
Bibliographic Details
Main Authors Weng, Chi-Hsiang, Chih, Yu-Der
Format Patent
LanguageEnglish
Published 19.10.2021
Subjects
BASIC ELECTRIC ELEMENTS
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
Online AccessGet full text

Cover

Abstract A memory cell array includes a first column of memory cells, a second column of memory cells, a first bit line, a second bit line and a source line. The second column of memory cells is separated from the first column of memory cells in a first direction. The first column of memory cells and the second column of memory cells are arranged in a second direction. The first bit line is coupled to the first column of memory cells, and extends in the second direction. The second bit line is coupled to the second column of memory cells, and extends in the second direction. The source line extends in the second direction, is coupled to the first column of memory cells and the second column of memory cells.
AbstractList A memory cell array includes a first column of memory cells, a second column of memory cells, a first bit line, a second bit line and a source line. The second column of memory cells is separated from the first column of memory cells in a first direction. The first column of memory cells and the second column of memory cells are arranged in a second direction. The first bit line is coupled to the first column of memory cells, and extends in the second direction. The second bit line is coupled to the second column of memory cells, and extends in the second direction. The source line extends in the second direction, is coupled to the first column of memory cells and the second column of memory cells.
Author Weng, Chi-Hsiang
Chih, Yu-Der
Author_xml – fullname: Weng, Chi-Hsiang
– fullname: Chih, Yu-Der
BookMark eNrjYmDJy89L5WSQ9E3NzS-qVEhOzclRSCwqSgQyM4uSSzNLeBhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJfGiwoaGhqaGRpZmTkTExagDoMiRx
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US11151296B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US11151296B23
IEDL.DBID EVB
IngestDate Fri Aug 23 06:56:06 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US11151296B23
Notes Application Number: US201916401486
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211019&DB=EPODOC&CC=US&NR=11151296B2
ParticipantIDs epo_espacenet_US11151296B2
PublicationCentury 2000
PublicationDate 20211019
PublicationDateYYYYMMDD 2021-10-19
PublicationDate_xml – month: 10
  year: 2021
  text: 20211019
  day: 19
PublicationDecade 2020
PublicationYear 2021
RelatedCompanies TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD
RelatedCompanies_xml – name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD
– name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD
Score 3.3616395
Snippet A memory cell array includes a first column of memory cells, a second column of memory cells, a first bit line, a second bit line and a source line. The second...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
Title Memory cell array circuit
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211019&DB=EPODOC&locale=&CC=US&NR=11151296B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMTdNMzMzSEzSTTZKA3ZQEg2A5WCiiSlowhGYs1JMzM0MQJuTff3MPEJNvCJMI5gYsmB7YcDnhJaDD0cE5qhkYH4vAZfXBYhBLBfw2spi_aRMoFC-vVuIrYsatHcM6s0Ac6CLk61rgL-Lv7Oas7NtaLCaX5At0GJQ1WbmBCyuWYHNaHNQbnANcwLtSilArlLcBBnYAoCm5ZUIMTCl5gkzcDrDbl4TZuDwhU54CzOwg1doJhcDBaG5sFiEQdIXtDy2UgE06K6QWFSUCGRmFiWXZpaIMii6uYY4e-gCbYuHey0-NBjhMGMxBhZglz9VgkHBIs04MdU8NckgxdzUJCU5KdHUIMk42dwoNTktLS3RNFmSQQq3OVL4JKUZuEDBBCp9DS1lGFhKikpTZYHVakmSHDg8AB3kez4
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KfdSbRqWtrwiSWzE2j9VDEPIiapMWm0hvYbNJIB5qSVLEf-9sSK0XvS2zMLs78H2zszuzC3BDtFzXZZqM2DjHAIXKyINU1fiFIyIrVYku8-JkP9C9SH1eaIsOvG9qYZp3Qj-bxxERUQzxXjd8vdoeYtlNbmV1mxQo-nh0Q8OW2uiYRzOIQNs0nNnUnlqSZRnRXApeDRyYuzbdRLrewS024Whw3kxelbL67VLcQ9idobZlfQSdbClAz9r8vCbAvt9eeAuw12RosgqFLQqrYxj4PD32S-SH7iItS4rNomTroj6Ba9cJLW-Eo8U_S4uj-XZiyil0MeTP-iDe5wrNSJbIKdHUlCVUkxOFkXHG8jynGhvA8G89w_86r6Dnhf4knjwFL2dwwE3Gmfju4Ry6dbnOLtDF1sllY5tvEER-MQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Memory+cell+array+circuit&rft.inventor=Weng%2C+Chi-Hsiang&rft.inventor=Chih%2C+Yu-Der&rft.date=2021-10-19&rft.externalDBID=B2&rft.externalDocID=US11151296B2