Increasing current to memory devices while controlling leakage current
Briefly, the disclosure relates to circuits utilized to perform writing operations to a memory array, in which elements of the array comprise resistive memory cells coupled in series with an access device. In one embodiment, a circuit may comprise a supply voltage coupled to a first side of the arra...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
02.03.2021
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Briefly, the disclosure relates to circuits utilized to perform writing operations to a memory array, in which elements of the array comprise resistive memory cells coupled in series with an access device. In one embodiment, a circuit may comprise a supply voltage coupled to a first side of the array and a current source coupled to a second side of the array. The access devices of the elements of the array may be body-biased, which may operate to reduce the turn-on voltage (VTH) of the access devices. Particular voltages may be applied to gate regions of the access devices to control leakage current to the resistive memory cells of the array. |
---|---|
Bibliography: | Application Number: US201916277988 |