Integrated circuit devices
An integrated circuit device includes a substrate including a fin active region extending in a first direction, a gate line intersecting the fin active region and extending in a second direction perpendicular to the first direction, a power line electrically connected to source/drain regions at side...
Saved in:
Main Authors | , , , , , , |
---|---|
Format | Patent |
Language | English |
Published |
26.01.2021
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | An integrated circuit device includes a substrate including a fin active region extending in a first direction, a gate line intersecting the fin active region and extending in a second direction perpendicular to the first direction, a power line electrically connected to source/drain regions at sides of the gate line on the fin active region, a pair of dummy gate lines intersecting the fin active region and extending in the second direction, and a device separation structure electrically connected to the pair of dummy gate lines and including a lower dummy contact plug between the pair of dummy gate lines on the fin active region and electrically connected to the power line, and an upper dummy contact plug on the lower dummy contact plug and on the pair of dummy gate lines to electrically connect the lower dummy contact plug to the pair of dummy gate lines. |
---|---|
AbstractList | An integrated circuit device includes a substrate including a fin active region extending in a first direction, a gate line intersecting the fin active region and extending in a second direction perpendicular to the first direction, a power line electrically connected to source/drain regions at sides of the gate line on the fin active region, a pair of dummy gate lines intersecting the fin active region and extending in the second direction, and a device separation structure electrically connected to the pair of dummy gate lines and including a lower dummy contact plug between the pair of dummy gate lines on the fin active region and electrically connected to the power line, and an upper dummy contact plug on the lower dummy contact plug and on the pair of dummy gate lines to electrically connect the lower dummy contact plug to the pair of dummy gate lines. |
Author | Park, Chul-hong Park, Pan-jae Yang, Jae-seok Chun, Kwan-young Rastogi, Sidharth Azmat, Raheel Kuchanuri, Subhash |
Author_xml | – fullname: Rastogi, Sidharth – fullname: Park, Chul-hong – fullname: Azmat, Raheel – fullname: Kuchanuri, Subhash – fullname: Park, Pan-jae – fullname: Yang, Jae-seok – fullname: Chun, Kwan-young |
BookMark | eNrjYmDJy89L5WSQ8swrSU0vSixJTVFIzixKLs0sUUhJLctMTi3mYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGBpYGxkaGxk5GxsSoAQApuyT2 |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US10903213B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US10903213B23 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 14:59:09 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US10903213B23 |
Notes | Application Number: US201916453645 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210126&DB=EPODOC&CC=US&NR=10903213B2 |
ParticipantIDs | epo_espacenet_US10903213B2 |
PublicationCentury | 2000 |
PublicationDate | 20210126 |
PublicationDateYYYYMMDD | 2021-01-26 |
PublicationDate_xml | – month: 01 year: 2021 text: 20210126 day: 26 |
PublicationDecade | 2020 |
PublicationYear | 2021 |
RelatedCompanies | SAMSUNG ELECTRONICS CO., LTD |
RelatedCompanies_xml | – name: SAMSUNG ELECTRONICS CO., LTD |
Score | 3.3175354 |
Snippet | An integrated circuit device includes a substrate including a fin active region extending in a first direction, a gate line intersecting the fin active region... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Integrated circuit devices |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210126&DB=EPODOC&locale=&CC=US&NR=10903213B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp6KdSgXpW9E1bdY-FKFfTGEfuFX2Nkwuhfowx9bhv78ktM4XfQsJXJIjv0tyufsF4EGQAHsCPRuLj8CWi0JIzDHPFn2KLnPYE9Ou7OGIDnL3de7NW_DZ5MJontBvTY4oEcUl3ittr1d7J1aiYys3j6yUVV_P2SxMrPp27Ci2KmolUZhOxsk4tuI4zKfW6C1U8YfE6ZFImusDdYxWPPvpe6SyUla_t5TsFA4nUtqyOoOWWHbgOG5-XuvA0bB-8JbFGnubczBeGmYHNHm55tuyMlFooF_AfZbO4oEtO1n8zGiRT_fjIZfQljd9cQWm7xNeEJ-LAomLHmXU62OBVBQ8oA7yazD-lmP819iFE6Ud5Ttw6A20q_VW3MrdtGJ3Wg07T9V5QQ |
link.rule.ids | 230,309,786,891,25594,76903 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ401VhvWjWKL0wMN6JlYYEDMQFKqBbaWDC9Ne6DBA-1aWn8-y4bsF70ttlN9jHZbybf7MwswD1HLhtwZumseHd1cSm4wByxdG5jZhKDPBLpyk5SHOfm89yad-CjzYWRdUK_ZHFEgSgq8F5Jfb3aObFCGVu5eSCl6Pp8ijIv1Bp2bNTVqrAW-t5wOgkngRYEXj7T0levjj9ExgD5Ql3v2YISSqr05tdZKavfJiU6gv2pmG1ZHUOHL_vQC9qf1_pwkDQP3qLZYG9zAsqorezAVFqu6basVMYl0E_hLhpmQayLRRY_J1rks91-0Bl0BdPn56A6DqIFcigvGDKZhQm2bFYwzAvqYoPRC1D-nkf5b_AWenGWjBfjUfpyCYe1pGo_goGvoFutt_xaWNaK3EiRfAMgL3wr |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Integrated+circuit+devices&rft.inventor=Rastogi%2C+Sidharth&rft.inventor=Park%2C+Chul-hong&rft.inventor=Azmat%2C+Raheel&rft.inventor=Kuchanuri%2C+Subhash&rft.inventor=Park%2C+Pan-jae&rft.inventor=Yang%2C+Jae-seok&rft.inventor=Chun%2C+Kwan-young&rft.date=2021-01-26&rft.externalDBID=B2&rft.externalDocID=US10903213B2 |