Restartable cache write-back and invalidation

A processor includes a global register to store a value of an interrupted block count. A processor core, communicably coupled to the global register, may, upon execution of an instruction to flush blocks of a cache that are associated with a security domain: flush the blocks of the cache sequentiall...

Full description

Saved in:
Bibliographic Details
Main Authors Ouziel, Ido, Caspi, Dror, Aharon, Arie, Gerzon, Gideon
Format Patent
LanguageEnglish
Published 17.11.2020
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Abstract A processor includes a global register to store a value of an interrupted block count. A processor core, communicably coupled to the global register, may, upon execution of an instruction to flush blocks of a cache that are associated with a security domain: flush the blocks of the cache sequentially according to a flush loop of the cache; and in response to detection of a system interrupt: store a value of a current cache block count to the global register as the interrupted block count; and stop execution of the instruction to pause the flush of the blocks of the cache. After handling of the interrupt, the instruction may be called again to restart the flush of the cache.
AbstractList A processor includes a global register to store a value of an interrupted block count. A processor core, communicably coupled to the global register, may, upon execution of an instruction to flush blocks of a cache that are associated with a security domain: flush the blocks of the cache sequentially according to a flush loop of the cache; and in response to detection of a system interrupt: store a value of a current cache block count to the global register as the interrupted block count; and stop execution of the instruction to pause the flush of the blocks of the cache. After handling of the interrupt, the instruction may be called again to restart the flush of the cache.
Author Aharon, Arie
Caspi, Dror
Ouziel, Ido
Gerzon, Gideon
Author_xml – fullname: Ouziel, Ido
– fullname: Caspi, Dror
– fullname: Aharon, Arie
– fullname: Gerzon, Gideon
BookMark eNrjYmDJy89L5WTQDUotLkksKklMyklVSE5MzkhVKC_KLEnVTUpMzlZIzEtRyMwrS8zJTEksyczP42FgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhgYWxhbmRkZORsbEqAEAucEsDw
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US10838722B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US10838722B23
IEDL.DBID EVB
IngestDate Fri Jul 19 13:10:26 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US10838722B23
Notes Application Number: US201816227881
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201117&DB=EPODOC&CC=US&NR=10838722B2
ParticipantIDs epo_espacenet_US10838722B2
PublicationCentury 2000
PublicationDate 20201117
PublicationDateYYYYMMDD 2020-11-17
PublicationDate_xml – month: 11
  year: 2020
  text: 20201117
  day: 17
PublicationDecade 2020
PublicationYear 2020
RelatedCompanies Intel Corporation
RelatedCompanies_xml – name: Intel Corporation
Score 3.2957187
Snippet A processor includes a global register to store a value of an interrupted block count. A processor core, communicably coupled to the global register, may, upon...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title Restartable cache write-back and invalidation
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201117&DB=EPODOC&locale=&CC=US&NR=10838722B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR3LSsNAcCj1edOoaH0QQXILJps0j0MQ8qIIfdA20lvZTTaQCmkxkf6-szG1XvSyh1kYZnZ3Hrs7D4AnzcwNnqdU1UnKVNPSuMos11Azhu6466BBYeIdcjiyBon5uugvOrDa5cI0dUK3TXFElKgU5b1u9PVm_4gVNrGV1TMrELR-iedeqLS3Y2HNdFsJfS-ajMNxoASBl8yU0RR9XcdwbEJ8VNcH6EbbQhqiN19kpWx-m5T4DA4niK2sz6HDSwlOgl3nNQmOh-2HtwRHTYRmWiGwlcLqAtQpqnLccpH1JKeiIrO8xTs-8k_Td5mWmVyUeICK73ZJl_AYR_NgoCIFyx92l8lsT6xxBd1yXfJrkPsuyVyqZbmlmSbJGTVyi3NGSYY-Bw430PsbT--_yVs4FUsnMux0-w669ccnv0dTW7OHZo2-ACPjgo4
link.rule.ids 230,309,783,888,25576,76882
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4QfOBNqwbxVRPTW2PZlj4OxISWpiotBIrhRrrtNqkmhUgNf9_ZFcSLXvawm2z2NfPNzM4D4F4zcp3laaK2SUpVw9SYSk1HVzOK4rhjI6BQbocMIzOYGs-zzqwGb9tYGJEndC2SIyJFpUjvleDXy50RyxO-lasHWmDX4tGPu56y0Y45mrUtxet1-6OhN3QV1-1OJ0o0RlnX1m2LkB6y6z0UsW1e7aD_2uNRKcvfkOIfw_4IZyurE6ixUoKGu628JsFhuPnwluBAeGimK-zcUOHqFNQxsnK8ch71JKc8I7O8Rh0f95-k73JSZnJR4gMqvsslncGd34_dQMUVzH-2O59OdovVz6FeLkrWBLnjkMxJtCw3NcMgOU303GSMJiRDmQObC2j9PU_rv8FbaARxOJgPnqKXSzjix8ij7drWFdSrj092jbBb0RtxXl9rK4V-
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Restartable+cache+write-back+and+invalidation&rft.inventor=Ouziel%2C+Ido&rft.inventor=Caspi%2C+Dror&rft.inventor=Aharon%2C+Arie&rft.inventor=Gerzon%2C+Gideon&rft.date=2020-11-17&rft.externalDBID=B2&rft.externalDocID=US10838722B2