Interface for communication between circuit blocks of an integrated circuit, and associated apparatuses, systems, and methods

Embodiments including systems, methods, and apparatuses associated providing an interface between a north complex and a south complex of a system on a chip (SoC). In embodiments, the north complex may include a microcontroller in an input signal requirement. A power-on control block may be coupled w...

Full description

Saved in:
Bibliographic Details
Main Authors Offen, Zeev, Mejia, Ivan Herrera
Format Patent
LanguageEnglish
Published 03.09.2019
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Abstract Embodiments including systems, methods, and apparatuses associated providing an interface between a north complex and a south complex of a system on a chip (SoC). In embodiments, the north complex may include a microcontroller in an input signal requirement. A power-on control block may be coupled with the microcontroller, and the power-on control block may be configured to receive a control signal from a component of the south complex, and alter the control signal based at least in part on the input signal requirement of the microcontroller.
AbstractList Embodiments including systems, methods, and apparatuses associated providing an interface between a north complex and a south complex of a system on a chip (SoC). In embodiments, the north complex may include a microcontroller in an input signal requirement. A power-on control block may be coupled with the microcontroller, and the power-on control block may be configured to receive a control signal from a component of the south complex, and alter the control signal based at least in part on the input signal requirement of the microcontroller.
Author Offen, Zeev
Mejia, Ivan Herrera
Author_xml – fullname: Offen, Zeev
– fullname: Mejia, Ivan Herrera
BookMark eNqNjrkOwjAQRF1AwfUPSx-kJFBACwJBDdSR46zBIvZaXkeIgn_H4uipRnrzRpqh6DlyOBDPg4sYtFQImgIosrZzRsloyEGN8Y7oQJmgOhOhbkndGEiDdGDS8BJkxObXZwk3IJlJmTeX3stkdIycAT84ouWPZDFeqeGx6GvZMk6-ORLT3fa02c_QU4Xs0y2HsTofi3yRF6tyuS7n_zgv_dxKTg
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US10401928B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US10401928B23
IEDL.DBID EVB
IngestDate Fri Jul 19 16:10:16 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US10401928B23
Notes Application Number: US201715455059
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190903&DB=EPODOC&CC=US&NR=10401928B2
ParticipantIDs epo_espacenet_US10401928B2
PublicationCentury 2000
PublicationDate 20190903
PublicationDateYYYYMMDD 2019-09-03
PublicationDate_xml – month: 09
  year: 2019
  text: 20190903
  day: 03
PublicationDecade 2010
PublicationYear 2019
RelatedCompanies INTEL CORPORATION
RelatedCompanies_xml – name: INTEL CORPORATION
Score 3.2215314
Snippet Embodiments including systems, methods, and apparatuses associated providing an interface between a north complex and a south complex of a system on a chip...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title Interface for communication between circuit blocks of an integrated circuit, and associated apparatuses, systems, and methods
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190903&DB=EPODOC&locale=&CC=US&NR=10401928B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3da8IwED_Efb5tbmNzH2Qw-mSZLNqmDzKwVWTgB1OHb5KmKXSDKqZlT_vfd4n142V7vYSQ5LiPXO5-B_CETrBgzIlsFjLPbjS5sD1PxrYnGY_qkYaU0vGO_sDpTRtvs-asBJ-bWhiDE_ptwBFRogTKe2b09XIXxApMbqV6DhMkLV67k1ZgFa9jtG5enVpBu9UZDYOhb_l-azq2Bu-6ya12Zlgb1fUButGulobOR1tXpSz3TUr3DA5HuFqanUNJphU48Ted1ypw3C8-vCtwZDI0hUJiIYXqAn5MGC_GfRN0OYnYr_EgReIVEclK5ElGQrRWX4osYsJTsgWHiDbjNSRHhBdMQjpfGjTwXElVI2ucZ7WetG42rS7hsduZ-D0bTzTfXt98Ot4dnl5BOV2k8hqIdARqu5iFlEaNpusiayjjruuKl1By6t1A9e91qv8N3sKpZoXJxKJ3UM5WubxH052FD-bOfwFeNaBz
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LTwIxEJ4QfOBNUaP4qonZExuJBbZ7ICbsQlB5RcBwI91uN0GThdAlnvzvTsvyuOh12jRtJ_PodOYbgAd0ggVj1dBmAXPtcoUL23VlZLuS8bAUakgpHe_odKutUfl1XBln4HNdC2NwQr8NOCJKlEB5T4y-nm-DWL7JrVSPwRRJs-fmsOZb6esYrZtbopZfrzX6Pb_nWZ5XGw2s7rtucqudGVZHdb2HLrajpaHxUddVKfNdk9I8hv0-rhYnJ5CRcR5y3rrzWh4OO-mHdx4OTIamUEhMpVCdwo8J40W4b4IuJxG7NR4kTbwiYroQy2lCArRWX4rMIsJjsgGHCNfjRSSHhKdMQjqfGzTwpZKqSFY4z2o1adVsWp3BfbMx9Fo2nmiyub7JaLA9PD2HbDyL5QUQWRWo7SIWUBqWK46DrKGMO44jngLJqXsJhb_XKfw3eAe51rDTnrRfum9XcKTZYrKy6DVkk8VS3qAZT4Jbc_-_ElOjZg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Interface+for+communication+between+circuit+blocks+of+an+integrated+circuit%2C+and+associated+apparatuses%2C+systems%2C+and+methods&rft.inventor=Offen%2C+Zeev&rft.inventor=Mejia%2C+Ivan+Herrera&rft.date=2019-09-03&rft.externalDBID=B2&rft.externalDocID=US10401928B2