Semiconductor systems having premolded dual leadframes
A dual leadframe (100) for semiconductor systems comprising a first leadframe (110) having first metal zones separated by first gaps, the first zones including portions of reduced thickness and joint provisions in selected first locations, and further a second leadframe (120) having second metal zon...
Saved in:
Main Authors | , , , |
---|---|
Format | Patent |
Language | English |
Published |
04.06.2019
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A dual leadframe (100) for semiconductor systems comprising a first leadframe (110) having first metal zones separated by first gaps, the first zones including portions of reduced thickness and joint provisions in selected first locations, and further a second leadframe (120) having second metal zones separated by second gaps, the second zones including portions of reduced thickness and joint provisions (150) in selected second locations matching the first locations. The second leadframe is stacked on top of the first leadframe and the joint provisions of the matching second and first locations linked together. The resulting dual leadframe may further include insulating material (140) filling the first and second gaps and the zone portions of reduced thickness, and has insulating surfaces coplanar with the top and bottom metallic surfaces. |
---|---|
AbstractList | A dual leadframe (100) for semiconductor systems comprising a first leadframe (110) having first metal zones separated by first gaps, the first zones including portions of reduced thickness and joint provisions in selected first locations, and further a second leadframe (120) having second metal zones separated by second gaps, the second zones including portions of reduced thickness and joint provisions (150) in selected second locations matching the first locations. The second leadframe is stacked on top of the first leadframe and the joint provisions of the matching second and first locations linked together. The resulting dual leadframe may further include insulating material (140) filling the first and second gaps and the zone portions of reduced thickness, and has insulating surfaces coplanar with the top and bottom metallic surfaces. |
Author | Joshi, Rajeev D Nguyen, Hau Pham, Ken Poddar, Anindya |
Author_xml | – fullname: Joshi, Rajeev D – fullname: Pham, Ken – fullname: Nguyen, Hau – fullname: Poddar, Anindya |
BookMark | eNrjYmDJy89L5WQwC07NzUzOz0spTS7JL1IoriwuSc0tVshILMvMS1coKErNzc9JSU1RSClNzFHISU1MSStKzE0t5mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhgbGhkaGFiZORsbEqAEA78kwAQ |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US10312184B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US10312184B23 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 14:41:07 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US10312184B23 |
Notes | Application Number: US201514932055 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190604&DB=EPODOC&CC=US&NR=10312184B2 |
ParticipantIDs | epo_espacenet_US10312184B2 |
PublicationCentury | 2000 |
PublicationDate | 20190604 |
PublicationDateYYYYMMDD | 2019-06-04 |
PublicationDate_xml | – month: 06 year: 2019 text: 20190604 day: 04 |
PublicationDecade | 2010 |
PublicationYear | 2019 |
RelatedCompanies | Texas Instruments Incorporated |
RelatedCompanies_xml | – name: Texas Instruments Incorporated |
Score | 3.2145422 |
Snippet | A dual leadframe (100) for semiconductor systems comprising a first leadframe (110) having first metal zones separated by first gaps, the first zones including... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Semiconductor systems having premolded dual leadframes |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190604&DB=EPODOC&locale=&CC=US&NR=10312184B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KFfWmVdH6IILkFmzSTZoegpAXRegD00hvJdlsilKT0ET8-87E1HrR27ILw-wu89jd-b4FuBemGrFBlCoaT7nCmOgp5hDtscdN3jcTVYt0wjuPJ8YoZE8LfdGCty0WpuYJ_azJEdGiONp7VfvrYneJ5da1leVD_Ipd-aM_t1y5OR1jdDNw013b8mZTd-rIjmOFgTx5tug3AzrN2Oiu9yiNJp5978UmVErxO6T4x7A_Q2lZdQItkXXg0Nn-vNaBg3Hz4I3NxvbKUzACqmPPMyJozTfSNwVzKRHKPltJxUa85-tEJBKBq6Q1bl1KdVflGdz53twZKajA8me2yzDY6do_h3aWZ-ICJDPFRELjwz4TEYtVHg8Sxokvy9RSnQ-MS-j-Laf73-AVHNHK1fVP7Bra1eZD3GCkreLbeom-ANa6gy0 |
link.rule.ids | 230,309,786,891,25594,76904 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT4MwEL8s0zjfdGrc_MLE8EbcoHzsgZgAW6ZubHFg9rZAKUYzgQDGf98rMueLvjVt0lx7ubtee79fAW6Y0Q-IHsSSTGMqEcJ6kjFAe-xRgypG1JcDleOdp6429snDUl024G2Dhal4Qj8rckS0KIr2Xlb-OtteYjlVbWVxG75iV3o38kxHrLNjjG4aKt2xzOF85sxs0bZNfyG6Tyb_zYBnMxa66x0dU0LOsz98tjgqJfsdUkYHsDvH2ZLyEBosaUPL3vy81oa9af3gjc3a9ooj0Ba8jj1NOEFrmgvfFMyFwFH2yYuQ5ew9XUcsEji4Slij6mJed1Ucw_Vo6NljCQVY_ax25S-2sion0EzShJ2CYMR4kJDpQCEsIGGfhnpEKOfLMuRYpbrWge7f83T_G7yC1tibTlaTe_fxDPb5Lla1UOQcmmX-wS4w6pbhZbVdXx8Jhhg |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+systems+having+premolded+dual+leadframes&rft.inventor=Joshi%2C+Rajeev+D&rft.inventor=Pham%2C+Ken&rft.inventor=Nguyen%2C+Hau&rft.inventor=Poddar%2C+Anindya&rft.date=2019-06-04&rft.externalDBID=B2&rft.externalDocID=US10312184B2 |