Dual lead frame semiconductor package and method of manufacture

A semiconductor package and a method for making the same are provided. In the method, a clip is used to conduct a lead frame and at least one chip. The clip has at least one second connection segment, at least one third connection segment, and at least one intermediate connection segment. The second...

Full description

Saved in:
Bibliographic Details
Main Authors Belani, Suresh, Kuo, Frank
Format Patent
LanguageEnglish
Published 12.03.2019
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A semiconductor package and a method for making the same are provided. In the method, a clip is used to conduct a lead frame and at least one chip. The clip has at least one second connection segment, at least one third connection segment, and at least one intermediate connection segment. The second connection segment is electrically connected to a second conduction region of the chip and a second pin of the lead frame respectively, and the third connection segment is electrically connected to a third conduction region of the chip and a third pin of the lead frame respectively. The intermediate connection segment connects the at least one second connection segment and the at least one third connection segment, and is removed in a subsequent process. Thereby, the present invention does not need to use any gold wire, which effectively saves the material cost and the processing time.
AbstractList A semiconductor package and a method for making the same are provided. In the method, a clip is used to conduct a lead frame and at least one chip. The clip has at least one second connection segment, at least one third connection segment, and at least one intermediate connection segment. The second connection segment is electrically connected to a second conduction region of the chip and a second pin of the lead frame respectively, and the third connection segment is electrically connected to a third conduction region of the chip and a third pin of the lead frame respectively. The intermediate connection segment connects the at least one second connection segment and the at least one third connection segment, and is removed in a subsequent process. Thereby, the present invention does not need to use any gold wire, which effectively saves the material cost and the processing time.
Author Kuo, Frank
Belani, Suresh
Author_xml – fullname: Belani, Suresh
– fullname: Kuo, Frank
BookMark eNqNyzkOwjAQRmEXULDdYTgAEiQNqZDYRA_U0cj-DQh7JvJyfyg4ANVrvjc1I1HBxOyOlQMFsCOfOIIy4suquGqLJhrYvvkBYnEUUZ7qSD1FlurZlpowN2PPIWPx68wsz6fb4bLCoD3y94eg9PfrZt003bZr9037j_kAii0ysg
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US10229893B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US10229893B23
IEDL.DBID EVB
IngestDate Fri Jul 19 14:46:20 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US10229893B23
Notes Application Number: US201715457790
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190312&DB=EPODOC&CC=US&NR=10229893B2
ParticipantIDs epo_espacenet_US10229893B2
PublicationCentury 2000
PublicationDate 20190312
PublicationDateYYYYMMDD 2019-03-12
PublicationDate_xml – month: 03
  year: 2019
  text: 20190312
  day: 12
PublicationDecade 2010
PublicationYear 2019
RelatedCompanies VISHAY-SILICONIX
RelatedCompanies_xml – name: VISHAY-SILICONIX
Score 3.195273
Snippet A semiconductor package and a method for making the same are provided. In the method, a clip is used to conduct a lead frame and at least one chip. The clip...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Dual lead frame semiconductor package and method of manufacture
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190312&DB=EPODOC&locale=&CC=US&NR=10229893B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR3LSsNAcChV1JtWReuDFSS3YNKkeRxCoXlQhD6wjfRWNtkNVOumpAn-vrOxtV70tuzCMDPLvHbnAfBImWtSw2FqN9MSVXaUUx2mWyo3mZVa3M5YPWxiOLIGsfk8784b8Larhan7hH7WzRFRolKU97LW1-v9I1ZQ51ZunpIlbuW9aOYFyjY6Rutm6B0l6HvhZByMfcX3vXiqjF48Gdi4aJv7qK4P0I22pTSEr31ZlbL-bVKiUzicIDRRnkGDixYc-7vJay04Gm4_vHG5lb3NOfSCiq7ICu-EZDKjimxkXnsuZMPWvCBIxjvqBkIFI99joUmekQ8qKlm7UBX8Ah6icOYPVMRk8UP2Ip7ukTYuoSlywa-AsNTmmkPdTPoyzJKjDNMk1bspt2lm2do1tP-G0_7v8AZOJAtlhpXeuYVmWVT8Dk1umdzXvPoCwk2GWA
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR3LTsJAcELQiDdFjeBrTUxvjS3Q16EhoYWg8opQw41su9tExS2hbfx9ZyuIF71tdpPJzGzmtTsPgDvKnBZt2kw1Yi1UZUc51Wa6qfIWMyOTWzErhk0MR2Y_aD3OjXkJ3ra1MEWf0M-iOSJKVITynhX6erV7xPKL3Mr0PnzFraTdm7m-somO0bo19Ybid9zuZOyPPcXz3GCqjJ5dGdg4aJs7qK730MW2pDR0XzqyKmX126T0jmB_gtBEdgwlLqpQ8baT16pwMNx8eONyI3vpCbT9nC7JEu-ExDKjiqQyrz0RsmFrsiZIxjvqBkIFI99joUkSkw8qclm7kK_5Kdz2ujOvryImix-yF8F0h3TzDMoiEfwcCIssrtnUiaUvw0w5yjAKI92IuEVj09JqUP8bTv2_wxuo9GfDwWLwMHq6gEPJTpltpTcuoZytc36F5jcLrwu-fQE62IlL
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Dual+lead+frame+semiconductor+package+and+method+of+manufacture&rft.inventor=Belani%2C+Suresh&rft.inventor=Kuo%2C+Frank&rft.date=2019-03-12&rft.externalDBID=B2&rft.externalDocID=US10229893B2