Display timing controller with single-frame buffer memory

A display device includes a display timing controller to effect interlaced writing of images to a display panel. The display timing controller includes a single-frame buffer memory and is configured to, during a first frame write time, write odd row image data from odd row memory locations to odd ro...

Full description

Saved in:
Bibliographic Details
Main Author de Greef, Petrus Maria
Format Patent
LanguageEnglish
Published 07.08.2018
Subjects
ADVERTISING
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION
CRYPTOGRAPHY
DISPLAY
EDUCATION
PHYSICS
SEALS
Online AccessGet full text

Cover

More Information
Summary:A display device includes a display timing controller to effect interlaced writing of images to a display panel. The display timing controller includes a single-frame buffer memory and is configured to, during a first frame write time, write odd row image data from odd row memory locations to odd rows of pixels of the display device while simultaneously storing even row image data into even row memory locations while abstaining from overwriting the odd row data. At a second frame write time, the display timing controller writes even row image data from the even row memory locations to the even rows of pixels of the display device while simultaneously storing odd row image data into odd row memory locations while abstaining from overwriting odd row image data.
Bibliography:Application Number: US201615170555