NAND memory cell string having a stacked select gate structure and process for for forming same

A memory string is disclosed including a plurality of core cells serially connected between a source select gate and a drain select gate along a channel. Each core cell includes a wordline separated from the channel by a stack of layers including a charge trapping layer. At least one of the source a...

Full description

Saved in:
Bibliographic Details
Main Authors Fang, Shenqing, Van Buskirk, Michael A, Kwan, Ming Sang, Suh, Youseok
Format Patent
LanguageEnglish
Published 31.07.2018
Subjects
Online AccessGet full text

Cover

Loading…