Branch prediction power reduction

In one embodiment, a microprocessor is provided. The microprocessor includes instruction memory and a branch prediction unit. The branch prediction unit is configured to use information from the instruction memory to selectively power up the branch prediction unit from a powered-down state when fetc...

Full description

Saved in:
Bibliographic Details
Main Authors AGGARWAL, ANEESH, KOSCHORECK, KEVIN, WASSON, PAUL, SEGELKEN, ROSS
Format Patent
LanguageChinese
English
Published 01.10.2015
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Be the first to leave a comment!
You must be logged in first