Standard cell, standard cell array, and system and method for placing and routing standard cells

In a placement and routing for a standard cell type LSI design, each standard cell comprises a VDD power supply terminal formed of a P-type diffused layer, a VSS power supply terminal formed of an N-type diffused layer, and an input terminal and an output terminal formed of a first level metal. A pl...

Full description

Saved in:
Bibliographic Details
Main Author KOZAI, ATSUKO
Format Patent
LanguageEnglish
Published 21.03.2002
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
Abstract In a placement and routing for a standard cell type LSI design, each standard cell comprises a VDD power supply terminal formed of a P-type diffused layer, a VSS power supply terminal formed of an N-type diffused layer, and an input terminal and an output terminal formed of a first level metal. A plurality of standard cells are located to form a standard cell array, and VDD and VSS power supply lines formed of the first level metal are located to extend along opposite sides of the standard cell array, respectively. For connecting the power supply terminal of the standard cell to the power supply line of the first level metal, a power supply line formed of the diffused layer is extended from the power supply terminal to the power supply line of the first level metal, and a contact hole is formed at an overlapping portion between the power supply line of the first level metal and power supply line formed of the diffused layer. Thus, it is possible to place and route standard cells having different widths with no hindrance, and it is also possible to form an inter-cell connection in the device formation region between the power supply line and the wiring area within the cell. In addition, it is possible to set the width of the power supply line of the first level metal to an appropriate width for each standard cell array.
AbstractList In a placement and routing for a standard cell type LSI design, each standard cell comprises a VDD power supply terminal formed of a P-type diffused layer, a VSS power supply terminal formed of an N-type diffused layer, and an input terminal and an output terminal formed of a first level metal. A plurality of standard cells are located to form a standard cell array, and VDD and VSS power supply lines formed of the first level metal are located to extend along opposite sides of the standard cell array, respectively. For connecting the power supply terminal of the standard cell to the power supply line of the first level metal, a power supply line formed of the diffused layer is extended from the power supply terminal to the power supply line of the first level metal, and a contact hole is formed at an overlapping portion between the power supply line of the first level metal and power supply line formed of the diffused layer. Thus, it is possible to place and route standard cells having different widths with no hindrance, and it is also possible to form an inter-cell connection in the device formation region between the power supply line and the wiring area within the cell. In addition, it is possible to set the width of the power supply line of the first level metal to an appropriate width for each standard cell array.
Author KOZAI, ATSUKO
Author_xml – fullname: KOZAI, ATSUKO
BookMark eNrjYmDJy89L5WRICC5JzEtJLEpRSE7NydFRKEbmKiQWFSVW6igAhRSKK4tLUnPBzNzUkoz8FIW0_CKFgpzE5My8dLBwUX5pCYiNYkQxDwNrWmJOcSovlOZmkHdzDXH20E0tyI9PLS5ITE7NSy2JDwk3sTAwM7N0cjImrAIAsa495g
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
Edition 7
ExternalDocumentID TW480669BB
GroupedDBID EVB
ID FETCH-epo_espacenet_TW480669BB3
IEDL.DBID EVB
IngestDate Fri Jul 19 15:23:56 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_TW480669BB3
Notes Application Number: TW200089112748
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020321&DB=EPODOC&CC=TW&NR=480669B
ParticipantIDs epo_espacenet_TW480669BB
PublicationCentury 2000
PublicationDate 20020321
PublicationDateYYYYMMDD 2002-03-21
PublicationDate_xml – month: 03
  year: 2002
  text: 20020321
  day: 21
PublicationDecade 2000
PublicationYear 2002
RelatedCompanies NIPPON ELECTRIC CO
RelatedCompanies_xml – name: NIPPON ELECTRIC CO
Score 2.5425067
Snippet In a placement and routing for a standard cell type LSI design, each standard cell comprises a VDD power supply terminal formed of a P-type diffused layer, a...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
PHYSICS
SEMICONDUCTOR DEVICES
Title Standard cell, standard cell array, and system and method for placing and routing standard cells
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020321&DB=EPODOC&locale=&CC=TW&NR=480669B
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1LT4NAEJ7U-rxp1dT3HgynEoFCgQMxAdo0Jn1E0fZWl-1ivEADNMZ_7-yWaj30tjubTHY3mdfuzHwA95odx8y0mcoNa44BSsJUaqEytGxdp26SoLYUtcODYaf_aj5NrWkNPta1MLJP6JdsjogSxVDeS6mvF3-PWKHMrSwe4k8kZY-9yAuVdXQs8MB1JfS97ngUjgIlCLxoogyfPdNB2-r6O7ArfGjRZL_75ouSlMWmPekdw94YWaXlCdR42oDDYA271oCDQfXb3YB9mZ7JCiRWIlicwvtLFfwT8ebeIsXmlNA8p98tgiSy6tEshyuYaIL-KRE5WGitJDnPliLp-T-L4gzuet0o6Ku46dnv9cyiSXU4v30O9TRLeRMIQ8fL1Z0k1hKBLswo50bc4dRyDG5Sx7qA5jYul9uXruBIoqFobdXQr6Fe5kt-g0a5jG_lhf4AjgqTfA
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1LT8JAEJ4gPvCmqMEnezA90UhLS8uhMWkLQeUVrcINtuvWeCmkLTH-e2eXonjgtjubTHY3mdfuzHwAt3UrDJlhMZXr5jsGKBFTqYnK0LQ0jbaiCLWlqB3uD5rdV-NxYk4K8LGuhZF9Qr9kc0SUKIbynkl9vfh7xPJlbmV6F34iaX7fCRxfWUfHAg9cU3zXaY-G_tBTPM8Jxsrg2TFstK0tdwd2LdGaV_hNb64oSVls2pPOEeyNkFWcHUOBx2UoeWvYtTIc9PPf7jLsy_RMliIxF8H0BGYvefBPxJt7jaSbU0KThH7XCJLIqkezHK5gogn6p0TkYKG1kuRkvhRJz_9ZpKdQ7bQDr6vipqe_1zMNxvnh3MYZFON5zCtAGDpeLc2Ownok0IUZ5VwPm5yats4NapvnUNnG5WL7UhVK3aDfm_YeBk-XcCiRUeoNVdeuoJglS36NBjoLb-Tl_gCdk5Zp
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Standard+cell%2C+standard+cell+array%2C+and+system+and+method+for+placing+and+routing+standard+cells&rft.inventor=KOZAI%2C+ATSUKO&rft.date=2002-03-21&rft.externalDBID=B&rft.externalDocID=TW480669BB