Matrix-vector processing system and method for performing vector reductions

A vector reduction circuit configured to reduce an input vector of elements comprises a plurality of cells, wherein each of the plurality of cells other than a designated first cell that receives a designated first element of the input vector is configured to receive a particular element of the inpu...

Full description

Saved in:
Bibliographic Details
Main Authors THORSON, GREGORY MICHAEL, PHELPS, ANDREW EVERETT, TEMAM, OLIVIER
Format Patent
LanguageChinese
English
Published 01.05.2023
Subjects
Online AccessGet full text

Cover

Loading…