Compensation device for compensating PVT variations of an analog and/or digital circuit
The present invention concerns a compensation device for compensating PVT variations of an analog and/or digital circuit, said compensation device comprising: - a transistor comprising - a first terminal (D), - a second terminal (G), - a third terminal (S), and - a fourth terminal (B, G', G...
Saved in:
Main Authors | , , , , , |
---|---|
Format | Patent |
Language | Chinese English |
Published |
01.05.2018
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | The present invention concerns a compensation device for compensating PVT variations of an analog and/or digital circuit, said compensation device comprising: - a transistor comprising - a first terminal (D), - a second terminal (G), - a third terminal (S), and - a fourth terminal (B, G', G'') allowing to modify a threshold voltage (Vth) of the transistor, wherein the transistor is configured to be in saturation region, wherein the voltage at the third terminal (S) has a predetermined value, wherein the difference between the voltage at the second terminal (G) and the voltage at the third terminal (S) has a predetermined value, - a current generation module, configured to generate a current of a predetermined value, - a compensation module, configured to force this current to flow between the first terminal (D) and the third terminal (S) by adjusting the voltage of the fourth terminal (B, G', G''). |
---|---|
AbstractList | The present invention concerns a compensation device for compensating PVT variations of an analog and/or digital circuit, said compensation device comprising: - a transistor comprising - a first terminal (D), - a second terminal (G), - a third terminal (S), and - a fourth terminal (B, G', G'') allowing to modify a threshold voltage (Vth) of the transistor, wherein the transistor is configured to be in saturation region, wherein the voltage at the third terminal (S) has a predetermined value, wherein the difference between the voltage at the second terminal (G) and the voltage at the third terminal (S) has a predetermined value, - a current generation module, configured to generate a current of a predetermined value, - a compensation module, configured to force this current to flow between the first terminal (D) and the third terminal (S) by adjusting the voltage of the fourth terminal (B, G', G''). |
Author | NAGEL, JEAN-LUC PONS SOLE, MARC PORRET, ALAIN-SERGE SALAZAR GUTIERREZ, CAMILO ANDRES SEVERAC, DANIEL RUFFIEUX, DAVID |
Author_xml | – fullname: SEVERAC, DANIEL – fullname: NAGEL, JEAN-LUC – fullname: SALAZAR GUTIERREZ, CAMILO ANDRES – fullname: PORRET, ALAIN-SERGE – fullname: RUFFIEUX, DAVID – fullname: PONS SOLE, MARC |
BookMark | eNqNyssKwjAQheEsdOHtHcYHEK2CdStFcemi2GUZkmkZiDMhiX1-i4hr4cAPh29uJqJCM9NU-gwkCTOrgKOBLUGnEezvlx7ujxoGjPxRCbQDlHHotR_jtqN33HNGD5ajfXFemmmHPtHq24VZXy91ddtQ0JZSQEtCua2b_a44FWVxLM-Hf8wbjg87pQ |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | TW201817167A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_TW201817167A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 13:05:45 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | Chinese English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_TW201817167A3 |
Notes | Application Number: TW20176124324 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180501&DB=EPODOC&CC=TW&NR=201817167A |
ParticipantIDs | epo_espacenet_TW201817167A |
PublicationCentury | 2000 |
PublicationDate | 20180501 |
PublicationDateYYYYMMDD | 2018-05-01 |
PublicationDate_xml | – month: 05 year: 2018 text: 20180501 day: 01 |
PublicationDecade | 2010 |
PublicationYear | 2018 |
RelatedCompanies | CSEM CENTRE SUISSE D'ELECTRONIQUE ET DE MICROTECHNIQUE SA-RECHERCHE ET DEVELOPPEMENT |
RelatedCompanies_xml | – name: CSEM CENTRE SUISSE D'ELECTRONIQUE ET DE MICROTECHNIQUE SA-RECHERCHE ET DEVELOPPEMENT |
Score | 3.2629988 |
Snippet | The present invention concerns a compensation device for compensating PVT variations of an analog and/or digital circuit, said compensation device comprising:... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
Title | Compensation device for compensating PVT variations of an analog and/or digital circuit |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180501&DB=EPODOC&locale=&CC=TW&NR=201817167A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD7MKeqbTkXnhQjSt7JmSy8-FHHtxhB2Qeq6t9Gm2awP7dg6BX-9J9nNF4VAkpMQksCX5JycC8CDzTgXNJLRyyxTZ46Y6I8WE7oVY2Y0WGwrx_PdntV5Yy8jc1SCj40tjPIT-qWcIyKiOOK9UOf1bCfE8pVu5aIWp0jKn9qB62tr7pg6hom8sd90W4O-3_c0z3ODUOu9qjbpGcZ-3oN9fEbbUv2rNWxKq5TZ7yulfQIHAxwtK06h9P1egSNvE3mtAofd9Yc3FtfYW5xBKKGLTKeaHUmEhDjBJyfhW3o2JYNhQD6R_10J4kg-IVGGSYpoMEtq2D9JpzJSCOHpnC_T4hzu263A6-g4w_F2O8ZBuFtM4wLKWZ6JSyCcc4MbE4NFnLJ6LGLTodyq04TRyKGMXkH173Gq_zVew7GsrNT8bqBczJfiFq_iIr5Te_gDTmyOfQ |
link.rule.ids | 230,309,783,888,25578,76884 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gGvFNUaP4VRPD28IK3YcPxMgGQeUrZgJvZOsKzodBYGjiX--1DPBFkybX9JqmbfJre9f2dwB3FuNcUF9GLzMNjdlirN2bTGhmgEKvsMBSxPPtjtl8Y89DY5iBj_VfGMUT-qXIERFRHPGeqPV6tnViuept5aIURFg0fWh4VbeYWsfU1g20jd1atd7rul2n6DhVb1DsvCqdZIaxHndgF4_YtuTZr_dr8lfK7PeW0jiEvR62FidHkPl-z0POWUdey8N-O73wxmyKvcUxDCR00ehUvSOhkBAneOQkfFMeT0iv75FPtH9XjjgyHRM_xiRdNCjCEtYPo4mMFEJ4NOfLKDmB20bdc5oa9nC0mY6RN9gOpnIK2XgaizMgnHOd62Od-ZyyciACw6bcLNOQUd-mjJ5D4e92Cv8pbyDX9NqtUeup83IBB1KxevJ3CdlkvhRXuC0nwbWazx8lk5Ft |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Compensation+device+for+compensating+PVT+variations+of+an+analog+and%2For+digital+circuit&rft.inventor=SEVERAC%2C+DANIEL&rft.inventor=NAGEL%2C+JEAN-LUC&rft.inventor=SALAZAR+GUTIERREZ%2C+CAMILO+ANDRES&rft.inventor=PORRET%2C+ALAIN-SERGE&rft.inventor=RUFFIEUX%2C+DAVID&rft.inventor=PONS+SOLE%2C+MARC&rft.date=2018-05-01&rft.externalDBID=A&rft.externalDocID=TW201817167A |