Memory device control for self-refresh mode

• Main Authors: PERSSON, ERIC D, KRIZ, JOHN C, BHAKTA, DHARMESHKUMAR N
• Format: Patent
• Language: Chinese; English
• Published: 16.12.2010
• Subjects: INFORMATION STORAGE; PHYSICS; STATIC STORES

In memory circuitry, to ensure that a memory device, such as a DDR3 RDIMM, safely operates in self-refresh mode while the memory controller is powered down and off, the memory device's clock enable (CKE) input is connected to both (i) the CKE signal applied by the memory controller and (ii) a termination voltage provided by the power module. To power down the memory controller, the memory controller drives the CKE signal low, then the power module drives the termination voltage low, then the power module powers down the memory controller. To resume normal operations, the power module powers up the memory controller, then the memory controller drives the CKE signal low, then the power module powers up the termination voltage. By holding the termination voltage low, the memory circuitry ensures that the memory device stays in self-refresh mode while the memory device is powered down and off.