Asynchronous circuit design tool and computer program product
It is the object of the present invention to provide asynchronous circuit design tools for those engineers who are versed in standard hardware description languages (HDLs), which is widely used in industry mainly for synchronous circuit design, to design asynchronous circuits with relative ease. To...
Saved in:
| Main Authors | , |
|---|---|
| Format | Patent |
| Language | Chinese English |
| Published |
16.09.2006
|
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | It is the object of the present invention to provide asynchronous circuit design tools for those engineers who are versed in standard hardware description languages (HDLs), which is widely used in industry mainly for synchronous circuit design, to design asynchronous circuits with relative ease. To accomplish the object, the asynchronous circuit design tools of the present invention include a translator for transforming a code written in an asynchronous circuit design language, which is based on a standard HDL and includes minimal primitives for describing the communications between asynchronous circuit blocks or processes, into a code written in a standard HDL, which is originally developed for synchronous circuit design. The codes transformed into the standard HDL can be functionally verified by using commercially available simulators, which are originally developed for verifying synchronous circuit design. |
|---|---|
| AbstractList | It is the object of the present invention to provide asynchronous circuit design tools for those engineers who are versed in standard hardware description languages (HDLs), which is widely used in industry mainly for synchronous circuit design, to design asynchronous circuits with relative ease. To accomplish the object, the asynchronous circuit design tools of the present invention include a translator for transforming a code written in an asynchronous circuit design language, which is based on a standard HDL and includes minimal primitives for describing the communications between asynchronous circuit blocks or processes, into a code written in a standard HDL, which is originally developed for synchronous circuit design. The codes transformed into the standard HDL can be functionally verified by using commercially available simulators, which are originally developed for verifying synchronous circuit design. |
| Author | KARAKI, NOBUO LEE, TAK KWAN |
| Author_xml | – fullname: LEE, TAK KWAN – fullname: KARAKI, NOBUO |
| BookMark | eNrjYmDJy89L5WSwdSyuzEvOKMrPyy8tVkjOLEouzSxRSEktzkzPUyjJz89RSMxLUUjOzy0oLUktUigoyk8vSswF0SmlySU8DKxpiTnFqbxQmptB0c01xNlDN7UgPz61uCAxOTUvtSQ-JNzIwMDM2MjcwMjRmBg1AINeMrQ |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences Physics |
| ExternalDocumentID | TW200632702A |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_TW200632702A3 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 12:29:02 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | Chinese English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_TW200632702A3 |
| Notes | Application Number: TW20050142578 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060916&DB=EPODOC&CC=TW&NR=200632702A |
| ParticipantIDs | epo_espacenet_TW200632702A |
| PublicationCentury | 2000 |
| PublicationDate | 20060916 |
| PublicationDateYYYYMMDD | 2006-09-16 |
| PublicationDate_xml | – month: 09 year: 2006 text: 20060916 day: 16 |
| PublicationDecade | 2000 |
| PublicationYear | 2006 |
| RelatedCompanies | SEIKO EPSON CORPORATION |
| RelatedCompanies_xml | – name: SEIKO EPSON CORPORATION |
| Score | 2.7571735 |
| Snippet | It is the object of the present invention to provide asynchronous circuit design tools for those engineers who are versed in standard hardware description... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| Title | Asynchronous circuit design tool and computer program product |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060916&DB=EPODOC&locale=&CC=TW&NR=200632702A |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD7MeX3Tqui8EEH6Vmy3GuhDka0XhrALUt3eRi4tVqQda4borzeJ3eaLPgUSOJwEvpyc5DtfAG45xTZziaPeB13LzVxmeRluWxJKpG0TGTGpqnceDHH_2X2c3k8b8LaqhdE6oR9aHFEiikm8C71fzzeXWKHmVlZ3NJdd5UOc-KG5zo5l-MNm2POj8SgcBWYQ-MnEHD7psY6qvepuwbY6Riud_eilp6pS5r9DSnwIO2NprRBH0Ph6NWA_WP28ZsDeoH7wNmBXMzRZJTtrFFbH4Herz4IpVVuZtiOWL9gyF4hrLgYSZfmOSMERq_9rQDUFS7VK3PUEbuIoCfqW9Gi2nv4smWyc75xCsyiL9AyQ46QUE46ZxzKZJFGiCC62zT2XYMo9-xxaf9tp_Td4AQc_Fw2e5eBLaIrFMr2SoVfQa71m36mviVM |
| link.rule.ids | 230,309,786,891,25594,76903 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_m_JhvOh06vyJI34rtViN9KLK1G1X3hVS3t5GkK06kHWuH6F_vJXabL_oUyEFIAr8cv9zv7gCuQk4NYTFTxgct3YosodsRrekIJVYzGHpMLvOduz3qP1sPo5tRAd6WuTCqTuiHKo6IiBKI90y917P1J5antJXpNZ_iVHLXDhxPW7FjdH9U85pOa9D3-q7muk4w1HpPylaXuVeNDdi8RUqoqNJLU2alzH67lPYebA1wtTjbh8LXaxlK7rLzWhl2unnAuwzbSqEpUpzMUZgegNNIP2Mhq9oibSdiOheLaUZCpcUgWZK8ExaHROT9GkguwZKjLO56CJftVuD6Ou5ovDr-OBiuN1-vQDFO4skRENOccMpCKmwRIUniTApcDCO0LUZ5aBvHUP17nep_xgso-UG3M-7c9x5PYPfn08HWTXoKxWy-mJyhG874ubq_bzp4jD0 |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Asynchronous+circuit+design+tool+and+computer+program+product&rft.inventor=LEE%2C+TAK+KWAN&rft.inventor=KARAKI%2C+NOBUO&rft.date=2006-09-16&rft.externalDBID=A&rft.externalDocID=TW200632702A |