STANDARD CELL, STANDARD CELL ARRAY, AND SYSTEM AND METHOD FOR PLACING AND ROUTING STANDARD CELLS

In a placement and routing for a standard cell type LSI design, each standard cell comprises a VDD power supply terminal formed of a P-type diffused layer, a VSS power supply terminal formed of an N-type diffused layer, and an input terminal and an output terminal formed of a first level metal. A pl...

Full description

Saved in:
Bibliographic Details
Main Author ATSUKO KOZAI
Format Patent
LanguageEnglish
Published 21.01.2003
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
Abstract In a placement and routing for a standard cell type LSI design, each standard cell comprises a VDD power supply terminal formed of a P-type diffused layer, a VSS power supply terminal formed of an N-type diffused layer, and an input terminal and an output terminal formed of a first level metal. A plurality of standard cells are located to form a standard cell array, and VDD and VSS power supply lines formed of the first level metal are located to extend along opposite sides of the standard cell array, respectively. For connecting the power supply terminal of the standard cell to the power supply line of the first level metal, a power supply line formed of the diffused layer is extended from the power supply terminal to the power supply line of the first level metal, and a contact hole is formed at an overlapping portion between the power supply line of the first level metal and power supply line formed of the diffused layer. Thus, it is possible to place and route standard cells having different widths with no hindrance, and it is also possible to form an inter-cell connection in the device formation region between the power supply line and the wiring area within the cell. In addition, it is possible to set the width of the power supply line of the first level metal to an appropriate width for each standard cell array.
AbstractList In a placement and routing for a standard cell type LSI design, each standard cell comprises a VDD power supply terminal formed of a P-type diffused layer, a VSS power supply terminal formed of an N-type diffused layer, and an input terminal and an output terminal formed of a first level metal. A plurality of standard cells are located to form a standard cell array, and VDD and VSS power supply lines formed of the first level metal are located to extend along opposite sides of the standard cell array, respectively. For connecting the power supply terminal of the standard cell to the power supply line of the first level metal, a power supply line formed of the diffused layer is extended from the power supply terminal to the power supply line of the first level metal, and a contact hole is formed at an overlapping portion between the power supply line of the first level metal and power supply line formed of the diffused layer. Thus, it is possible to place and route standard cells having different widths with no hindrance, and it is also possible to form an inter-cell connection in the device formation region between the power supply line and the wiring area within the cell. In addition, it is possible to set the width of the power supply line of the first level metal to an appropriate width for each standard cell array.
Author ATSUKO KOZAI
Author_xml – fullname: ATSUKO KOZAI
BookMark eNrjYmDJy89L5WRICA5x9HNxDHJRcHb18dFRQOEqOAYFOUbqKACFFIIjg0NcfcFMX9cQD38XBTf_IIUAH0dnTz93sHCQf2gIiI1iRDAPA2taYk5xKi-U5maQc3MNcfbQTS3Ij08tLkhMTs1LLYkPdrc0tjA3djQ0JqgAADVWM1g
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
Edition 7
ExternalDocumentID SG93873A1
GroupedDBID EVB
ID FETCH-epo_espacenet_SG93873A13
IEDL.DBID EVB
IngestDate Fri Jul 19 15:26:34 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_SG93873A13
Notes Application Number: SG20000003632
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20030121&DB=EPODOC&CC=SG&NR=93873A1
ParticipantIDs epo_espacenet_SG93873A1
PublicationCentury 2000
PublicationDate 20030121
PublicationDateYYYYMMDD 2003-01-21
PublicationDate_xml – month: 01
  year: 2003
  text: 20030121
  day: 21
PublicationDecade 2000
PublicationYear 2003
RelatedCompanies NEC CORPORATION
RelatedCompanies_xml – name: NEC CORPORATION
Score 2.565962
Snippet In a placement and routing for a standard cell type LSI design, each standard cell comprises a VDD power supply terminal formed of a P-type diffused layer, a...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
PHYSICS
SEMICONDUCTOR DEVICES
Title STANDARD CELL, STANDARD CELL ARRAY, AND SYSTEM AND METHOD FOR PLACING AND ROUTING STANDARD CELLS
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20030121&DB=EPODOC&locale=&CC=SG&NR=93873A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1Lb8IwDLYQe9429n6gHKaeqDaa0NJDNZWkwCZaUNtN7MSWtky7FDQ67e_PjWAbB26OI1mJI8d24nwBuGEpa2bG1NDfLJbqzEqpbuNi6OVGaMk2a00VTrcfmP0n9jhujSvwvnoLo3BCvxU4IlpUgvZeqP16_neIJVRt5eJWfiBrdt-NHaGtsmNaQpRpouN4o6EYco1zJ-ppQejYtG1RF9OkLYyhrdIUvOdO-SRl_t-fdA9ge4Si8uIQKllegz2--natBrv-8ra7BjuqPDNZIHNpgosjeI1iNxBuKAj3BoMGWWsSNwzdlwZBFoleotjzFel7cX8oCCZ8ZDRw-UPQU-wSErmk10REx1DvejHv6zjoya96JlFvOTl6AtV8lmdnQGyJcYMpMXowKcsks9tUJmyaZpadGElqnsPpBiEXG3suYV9Vst01daN5BdXi8yu7Ro9cyLrS5g_0a4d1
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1Lb8IwDLYQe7Dbxt4PlsPUE9VGE1p6qKaSFMrWFtR2E5zY0pZpl4JGp_39pRHsceDmOJKVOHJsJ84XgBuSklamzTT11SCpSowUq6ZYDLXcCA3eIe2ZxOn2A919Ig_j9rgCb-u3MBIn9EuCIwqLSoS9F3K_XvweYjFZW7m85e-CNb_vxRZT1tkxLiHKFNa1nNGQDalCqRX1lSC0TNwxsC3SpC0RXxulKTjP3fJJyuKvP-ntw_ZIiMqLA6hkeR1qdP3tWh12_dVtdx12ZHlmshTMlQkuD-Eliu2A2SFD1PG8JvrXRHYY2pMmEiwUTaLY8SXpO7E7ZEgkfGjk2XQQ9CW7hEQu6X8ioiNo9JyYuqoY9PRHPdOov5ocPoZqPs-zU0AmF3GDzkX0oGOScWJ2ME_ILM0MM9GSVD-Dkw1Czjf2XEPNjX1v6g2CxwvYk1Vtdy1Va11Ctfj4zK6Edy54Q2r2G3vwimg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=STANDARD+CELL%2C+STANDARD+CELL+ARRAY%2C+AND+SYSTEM+AND+METHOD+FOR+PLACING+AND+ROUTING+STANDARD+CELLS&rft.inventor=ATSUKO+KOZAI&rft.date=2003-01-21&rft.externalDBID=A1&rft.externalDocID=SG93873A1