BOND ROUTING STRUCTURE FOR STACKED WAFERS

Various embodiments of the present disclosure relate to an integrated circuit (IC) having a first IC structure including a first substrate, a first interconnection structure, and a first hybrid bond structure. A second IC structure includes a second substrate and a second hybrid bond structure adjac...

Full description

Saved in:
Bibliographic Details
Main Authors WU WEI CHENG, TENG LI FENG, CHUANG HARRY HAKLAY
Format Patent
LanguageEnglish
Korean
Published 23.08.2023
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Various embodiments of the present disclosure relate to an integrated circuit (IC) having a first IC structure including a first substrate, a first interconnection structure, and a first hybrid bond structure. A second IC structure includes a second substrate and a second hybrid bond structure adjacent the first hybrid bond structure at the bond interface. The second substrate includes first and second device regions containing first semiconductor devices and second semiconductor devices. The first semiconductor devices are a first type of IC device, and the second semiconductor devices are a second type of IC device different from the first type of IC device. A bond routing structure couples the first interconnection structure to the first and second semiconductor devices. A lateral routing structure extends continuously laterally from beneath the first device region to beneath the second device region. 본 개시의 다양한 실시예들은 제1 기판, 제1 상호연결 구조물, 및 제1 하이브리드 본드 구조물을 포함하는 제1 IC 구조물을 갖는 집적 회로(IC, integrated circuit)에 관한 것이다. 제2 IC 구조물은 제2 기판 및 본드 계면에서 제1 하이브리드 본드 구조물에 인접하는 제2 하이브리드 본드 구조물을 포함한다. 제2 기판은 제1 반도체 디바이스들 및 제2 반도체 디바이스들을 포함하는 제1 및 제2 디바이스 구역들을 포함한다. 제1 반도체 디바이스들은 제1 타입의 IC 디바이스이고, 제2 반도체 디바이스들은 제1 타입의 IC 디바이스와 상이한 제2 타입의 IC 디바이스이다. 본드 라우팅 구조물은 제1 상호연결 구조물을 제1 및 제2 반도체 디바이스들에 커플링한다. 측방향 라우팅 구조물은 제1 디바이스 구역 아래로부터 제2 디바이스 구역 아래로 연속적으로 측방향으로 연장된다.
AbstractList Various embodiments of the present disclosure relate to an integrated circuit (IC) having a first IC structure including a first substrate, a first interconnection structure, and a first hybrid bond structure. A second IC structure includes a second substrate and a second hybrid bond structure adjacent the first hybrid bond structure at the bond interface. The second substrate includes first and second device regions containing first semiconductor devices and second semiconductor devices. The first semiconductor devices are a first type of IC device, and the second semiconductor devices are a second type of IC device different from the first type of IC device. A bond routing structure couples the first interconnection structure to the first and second semiconductor devices. A lateral routing structure extends continuously laterally from beneath the first device region to beneath the second device region. 본 개시의 다양한 실시예들은 제1 기판, 제1 상호연결 구조물, 및 제1 하이브리드 본드 구조물을 포함하는 제1 IC 구조물을 갖는 집적 회로(IC, integrated circuit)에 관한 것이다. 제2 IC 구조물은 제2 기판 및 본드 계면에서 제1 하이브리드 본드 구조물에 인접하는 제2 하이브리드 본드 구조물을 포함한다. 제2 기판은 제1 반도체 디바이스들 및 제2 반도체 디바이스들을 포함하는 제1 및 제2 디바이스 구역들을 포함한다. 제1 반도체 디바이스들은 제1 타입의 IC 디바이스이고, 제2 반도체 디바이스들은 제1 타입의 IC 디바이스와 상이한 제2 타입의 IC 디바이스이다. 본드 라우팅 구조물은 제1 상호연결 구조물을 제1 및 제2 반도체 디바이스들에 커플링한다. 측방향 라우팅 구조물은 제1 디바이스 구역 아래로부터 제2 디바이스 구역 아래로 연속적으로 측방향으로 연장된다.
Author WU WEI CHENG
CHUANG HARRY HAKLAY
TENG LI FENG
Author_xml – fullname: WU WEI CHENG
– fullname: TENG LI FENG
– fullname: CHUANG HARRY HAKLAY
BookMark eNrjYmDJy89L5WTQdPL3c1EI8g8N8fRzVwgOCQp1DgkNclVw8w8C8hydvV1dFMId3VyDgnkYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSbx3kJGBkbGBoZGxiYGFozFxqgC6-ScG
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 적층된 웨이퍼들을 위한 본드 라우팅 구조물
ExternalDocumentID KR20230123408A
GroupedDBID EVB
ID FETCH-epo_espacenet_KR20230123408A3
IEDL.DBID EVB
IngestDate Fri Aug 30 05:43:08 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Korean
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_KR20230123408A3
Notes Application Number: KR20220091342
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230823&DB=EPODOC&CC=KR&NR=20230123408A
ParticipantIDs epo_espacenet_KR20230123408A
PublicationCentury 2000
PublicationDate 20230823
PublicationDateYYYYMMDD 2023-08-23
PublicationDate_xml – month: 08
  year: 2023
  text: 20230823
  day: 23
PublicationDecade 2020
PublicationYear 2023
RelatedCompanies TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD
RelatedCompanies_xml – name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD
Score 3.4415495
Snippet Various embodiments of the present disclosure relate to an integrated circuit (IC) having a first IC structure including a first substrate, a first...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title BOND ROUTING STRUCTURE FOR STACKED WAFERS
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230823&DB=EPODOC&locale=&CC=KR&NR=20230123408A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQAbbxLZONUs10LVJB04ypySa6ieZpyboGKaCrLYxTTS0gqy38zDxCTbwiTCOYGHJge2HA54SWgw9HBOaoZGB-LwGX1wWIQSwX8NrKYv2kTKBQvr1biK2LGrR3bAQ-fEXNxcnWNcDfxd9ZzdnZ1jtIzS8IIgcspU0MLByZGViBDWlzUH5wDXMC7UspQK5U3AQZ2AKA5uWVCDEwZecLM3A6w-5eE2bg8IVOeQOZ0NxXLMKg6eTv56IAOsjY089dITgkKNQZtGhBAdiRA_Icnb1dXRTCHd1cg4JFGZTdXEOcPXSBdsbDvRjvHYTsQGMxBhZg5z9VgkHB0gy0xycR2GoCtnySjYwt00wtLM1TkoH5zsjU2NJEkkEGn0lS-KWlGbhAXNAYqZGxDANLSVFpqiywki1JkgOHDQD0IXlN
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQAbbxLZONUs10LVJB04ypySa6ieZpyboGKaCrLYxTTS0gqy38zDxCTbwiTCOYGHJge2HA54SWgw9HBOaoZGB-LwGX1wWIQSwX8NrKYv2kTKBQvr1biK2LGrR3bAQ-fEXNxcnWNcDfxd9ZzdnZ1jtIzS8IIgcspU0MLByZGViBjWxzUH5wDXMC7UspQK5U3AQZ2AKA5uWVCDEwZecLM3A6w-5eE2bg8IVOeQOZ0NxXLMKg6eTv56IAOsjY089dITgkKNQZtGhBAdiRA_Icnb1dXRTCHd1cg4JFGZTdXEOcPXSBdsbDvRjvHYTsQGMxBhZg5z9VgkHB0gy0xycR2GoCtnySjYwt00wtLM1TkoH5zsjU2NJEkkEGn0lS-KXlGTg9Qnx94n08_bylGbhAUqDxUiNjGQaWkqLSVFlghVuSJAcOJwDPcXxA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=BOND+ROUTING+STRUCTURE+FOR+STACKED+WAFERS&rft.inventor=WU+WEI+CHENG&rft.inventor=TENG+LI+FENG&rft.inventor=CHUANG+HARRY+HAKLAY&rft.date=2023-08-23&rft.externalDBID=A&rft.externalDocID=KR20230123408A