UNDER BUMP METALLIZATION FOR ON-DIE CAPACITOR
A method of manufacturing a capacitor in a semiconductor chip; the semiconductor chip manufactured with this method. The method comprises forming a first conductor structure on a semiconductor chip to serve as a first capacitor plate, the first conductor structure including a layer, the layer having...
Saved in:
Main Authors | , , , |
---|---|
Format | Patent |
Language | English Korean |
Published |
26.04.2011
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A method of manufacturing a capacitor in a semiconductor chip; the semiconductor chip manufactured with this method. The method comprises forming a first conductor structure on a semiconductor chip to serve as a first capacitor plate, the first conductor structure including a layer, the layer having a first plurality of commonly tied lines, forming a passivation structure on the first conductor structure, forming a first under bump metallization structure on the passivation structure overlapping at least a portion of the first plurality of commonly tied lines to serve as a second capacitor plate, and applying a polymer layer to the under bump metallization structure to provide structural protection for the under bump metallization structure. |
---|---|
Bibliography: | Application Number: KR20117004569 |