Cover

Loading…
Abstract An integrated circuit device and an electronic device are provided to suppress the switching function of wire layers in a wire region between pads and a data driver block, thereby reducing the area of the integrated circuit device. An integrated circuit device comprises a data driver block for driving data lines. The data driver block includes a plurality of sub-pixel driver cells(SDC1-SDC12), wherein each of the sub-pixel driver cells outputs a data signal corresponding to image data of one sub-pixel. When a D1 direction is defined as a direction along the long side of the sub-pixel driver cell and a D2 is defined as a direction perpendicular to the D1 direction, the sub-pixel driver cells are disposed along the D1 and D2 directions in the data driver block. Pads(P1-P12) are disposed on the D2 direction side of the data driver block. A rearrangement wire region is formed in the arrangement region of the sub-pixel driver cells. The rearrangement wire region arranges again the arrangement order of pull-out lines of output signals from the sub-pixel driver cells.
AbstractList An integrated circuit device and an electronic device are provided to suppress the switching function of wire layers in a wire region between pads and a data driver block, thereby reducing the area of the integrated circuit device. An integrated circuit device comprises a data driver block for driving data lines. The data driver block includes a plurality of sub-pixel driver cells(SDC1-SDC12), wherein each of the sub-pixel driver cells outputs a data signal corresponding to image data of one sub-pixel. When a D1 direction is defined as a direction along the long side of the sub-pixel driver cell and a D2 is defined as a direction perpendicular to the D1 direction, the sub-pixel driver cells are disposed along the D1 and D2 directions in the data driver block. Pads(P1-P12) are disposed on the D2 direction side of the data driver block. A rearrangement wire region is formed in the arrangement region of the sub-pixel driver cells. The rearrangement wire region arranges again the arrangement order of pull-out lines of output signals from the sub-pixel driver cells.
Author KUMAGAI TAKASHI
FUJISE TAKASHI
MAEKAWA KAZUHIRO
ISHIYAMA HISANOBU
KARASAWA JUNICHI
MORIGUCHI MASAHIKO
KODAIRA SATORU
ITO SATORU
Author_xml – fullname: KARASAWA JUNICHI
– fullname: MORIGUCHI MASAHIKO
– fullname: ISHIYAMA HISANOBU
– fullname: KUMAGAI TAKASHI
– fullname: ITO SATORU
– fullname: FUJISE TAKASHI
– fullname: KODAIRA SATORU
– fullname: MAEKAWA KAZUHIRO
BookMark eNrjYmDJy89L5WQw9vQLcXUPcgxxdVFw9gxyDvUMUXBxDfN0dlVw9HNRcPVxdQ4J8vfzdFbw9AsOCQr1dfUL4WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8d5BRgYG5gYGBsZmxhaOxsSpAgBHQCnM
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Education
Physics
ExternalDocumentID KR20070003638A
GroupedDBID EVB
ID FETCH-epo_espacenet_KR20070003638A3
IEDL.DBID EVB
IngestDate Fri Jul 19 11:30:53 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_KR20070003638A3
Notes Application Number: KR20060059519
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070105&DB=EPODOC&CC=KR&NR=20070003638A
ParticipantIDs epo_espacenet_KR20070003638A
PublicationCentury 2000
PublicationDate 20070105
PublicationDateYYYYMMDD 2007-01-05
PublicationDate_xml – month: 01
  year: 2007
  text: 20070105
  day: 05
PublicationDecade 2000
PublicationYear 2007
RelatedCompanies SEIKO EPSON CORPORATION
RelatedCompanies_xml – name: SEIKO EPSON CORPORATION
Score 2.662327
Snippet An integrated circuit device and an electronic device are provided to suppress the switching function of wire layers in a wire region between pads and a data...
SourceID epo
SourceType Open Access Repository
SubjectTerms ADVERTISING
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION
CRYPTOGRAPHY
DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING
DISPLAY
EDUCATION
FREQUENCY-CHANGING
INFORMATION STORAGE
NON-LINEAR OPTICS
OPTICAL ANALOGUE/DIGITAL CONVERTERS
OPTICAL LOGIC ELEMENTS
OPTICS
PHYSICS
SEALS
STATIC STORES
TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF
Title INTEGRATED CIRCUIT DEVICE AND ELECTRONIC INSTRUMENT
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070105&DB=EPODOC&locale=&CC=KR&NR=20070003638A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4gPm9aNT7QNNH01gi0teXQmLLdSkUK2RTCjbBlm5iYQmyNf9_ZQpUT151ks7vZb759zHwD8IgUNk9w4-gdni50EzlA54m10JELO0lqWnabywTnQfTcG5tvU2tag88qF6bUCf0pxRERUQnivSj99er_EcsvYyvzJ_6BTcuXIHZ9rbod27Lgo-Z3XToa-kOiEeL2mRaxtU2KrxiOtwf7eJC2JR7opCvzUlbbpBKcwsEI-8uKM6iJTIFjUtVeU2Qt5U3chQJHg833twKHZbxmkmPjBpP5ORhS1faVeeiCVBIyMg5j1aeTkFDVi3yVvlMSs2EUEhUv6jEbS_X-C3gIaEx6Oo5p9rcEsz7bnoBxCfVsmYkrUFvpwmpyR4qmmya3-VxwM3GELDtlOHMhrqGxq6eb3eZbOFm_Zbb0ptWAevH1Le6QhAt-X67dL-gBhIE
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4gPvCmVeMDtYmmt0awrS2HxpTtVipQyKYQbqRbtomJKURq_PvOFlBOXHeSze5mv_n2MfMNwCNSWJLixtFbPJvpJnKAzlNrpiMXttLMtOxnLhOc-9FLZ2S-T6xJBT43uTClTuhPKY6IiEoR70Xprxf_j1h-GVu5fOIf2DR_DWLX1za3Y1sWfNT8tkuHA39ANELcLtMitrJJ8RXD8fZgHw_ZtsQDHbdlXspim1SCEzgYYn95cQoVkStQI5vaa4qspbyOu1DgqL_-_lbgsIzXTJfYuMbk8gwMqWr7xjx0QSoJGRmFserTcUio6kW-SnuUxGwQhUTFi3rMRlK9_xweAhqTjo5jmv4twbTLtidgXEA1n-fiEtRmNrMa3JGi6abJbZ4IbqaOkGWnDCcR4grqu3q63m2-h1on7vemvTDq3sDx6l2zqTesOlSLr29xi4Rc8LtyHX8BSyyHdA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=INTEGRATED+CIRCUIT+DEVICE+AND+ELECTRONIC+INSTRUMENT&rft.inventor=KARASAWA+JUNICHI&rft.inventor=MORIGUCHI+MASAHIKO&rft.inventor=ISHIYAMA+HISANOBU&rft.inventor=KUMAGAI+TAKASHI&rft.inventor=ITO+SATORU&rft.inventor=FUJISE+TAKASHI&rft.inventor=KODAIRA+SATORU&rft.inventor=MAEKAWA+KAZUHIRO&rft.date=2007-01-05&rft.externalDBID=A&rft.externalDocID=KR20070003638A