FUSE REGIONS IN A SEMICONDUCTOR MEMORY DEVICE AND METHODS OF FABRICATING THE SAME

A device and method of manufacturing a fuse region are disclosed. The fuse region may include an interlayer insulating layer formed on a substrate, a plurality of fuses disposed on the interlayer insulating layer, and fuse isolation walls located between the fuses, wherein each of the fuse isolation...

Full description

Saved in:
Bibliographic Details
Main Authors BANG, JEONG HO, LEE, KUN GU, PANG, KWANG KYU, SHIN, KYEONG SEON, CHOI, SEUNG GYOO, LYU, KYOUNG SUK, CHOI, HO JEONG
Format Patent
LanguageEnglish
Published 27.10.2005
Edition7
Subjects
Online AccessGet full text

Cover

Loading…