SYNCHRONIZATION CIRCUIT
A synchronizing circuit has a first signal generating unit for dividing a control signal to obtain a first signal having a first frequency, a second signal generating unit for dividing the control signal to obtain a second signal having a second frequency, a third signal generating unit for dividing...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
15.06.1999
|
Edition | 6 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A synchronizing circuit has a first signal generating unit for dividing a control signal to obtain a first signal having a first frequency, a second signal generating unit for dividing the control signal to obtain a second signal having a second frequency, a third signal generating unit for dividing the control signal to obtain a third signal having a third frequency and synchronized with the second signal, and a synchronizing signal generating unit for generating a synchronizing signal which is adapted to synchronize the first signal with the second and third signals in accordance with a logical operation on the first, second and third signals. With this arrangement, the internal clock signals can be synchronized without using a reset signal. Consequently, neither wiring for supplying the reset signal nor a circuit for generating the reset signal are necessary. |
---|---|
AbstractList | A synchronizing circuit has a first signal generating unit for dividing a control signal to obtain a first signal having a first frequency, a second signal generating unit for dividing the control signal to obtain a second signal having a second frequency, a third signal generating unit for dividing the control signal to obtain a third signal having a third frequency and synchronized with the second signal, and a synchronizing signal generating unit for generating a synchronizing signal which is adapted to synchronize the first signal with the second and third signals in accordance with a logical operation on the first, second and third signals. With this arrangement, the internal clock signals can be synchronized without using a reset signal. Consequently, neither wiring for supplying the reset signal nor a circuit for generating the reset signal are necessary. |
Author | KADOMARU, NORIKO ASAMI, HUMITAKA |
Author_xml | – fullname: KADOMARU, NORIKO – fullname: ASAMI, HUMITAKA |
BookMark | eNrjYmDJy89L5WQQD470c_YI8vfzjHIM8fT3U3D2DHIO9QzhYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXx3kGGBgaGlobmZiZOTobGxKkCAEqKIn8 |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
Edition | 6 |
ExternalDocumentID | KR100191764BB1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_KR100191764BB13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 16:39:21 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_KR100191764BB13 |
Notes | Application Number: KR19950020565 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19990615&DB=EPODOC&CC=KR&NR=100191764B1 |
ParticipantIDs | epo_espacenet_KR100191764BB1 |
PublicationCentury | 1900 |
PublicationDate | 19990615 |
PublicationDateYYYYMMDD | 1999-06-15 |
PublicationDate_xml | – month: 06 year: 1999 text: 19990615 day: 15 |
PublicationDecade | 1990 |
PublicationYear | 1999 |
RelatedCompanies | FUJITSU LIMITIED |
RelatedCompanies_xml | – name: FUJITSU LIMITIED |
Score | 2.5042903 |
Snippet | A synchronizing circuit has a first signal generating unit for dividing a control signal to obtain a first signal having a first frequency, a second signal... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS PICTORIAL COMMUNICATION, e.g. TELEVISION PULSE TECHNIQUE |
Title | SYNCHRONIZATION CIRCUIT |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19990615&DB=EPODOC&locale=&CC=KR&NR=100191764B1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_HzT-u2UgdK3YLem2fJQhKYtrWPtqJ1MX0abtSDCHLbiv28SOufTXi9w-YDL5Xe5-x3AvWyqisu-iUo8NBA2CUc5tTLELWLi0uobXHF3jiMSTPHTzJq14GNdC6N4Qn8UOaKwKC7svVb39WoTxHJVbmX1kL8L0eejn9quvmjKxaj00Lrr2N4kdmOmM2aPEj1KbEk1JJAJwY6ASjvyHS2J9r0XR5alrP77FP8IdidC3bI-hlax1OCArVuvabA_bn68NdhTKZq8EsLGDKsTOH9-jViQxFH4pkJMXRYmbBqmp3DneykLkJhr_rez-SjZrMvpmWfQFpi_uIDukBskpzij2UDSOWZUtvghvDcQ2JfmVnkJnW2arrYPX8Nhwz6AelYH2vXXd3EjfGud36oz-QUCXXic |
link.rule.ids | 230,309,786,891,25594,76906 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ409VFvim-rNtFwI0JZoByICUsJSIEGqam9EFghMSa1EYx_390NtZ56nU1mH8ns7Dc78w3APWuqiqqhKlVoJEtI1YlUmFouEU1XUaUNZcK5O8NI92boaa7NO_CxroXhPKE_nByRWhSh9t7w-3q1CWI5PLeyfijeqejz0U0tR3xry8VM5qFFx7bG09iJsYixFSRilFiMaogiEx3ZFCrtGIyel72dXmxWlrL671PcQ9idUnXL5gg65VKAHl63XhNgP2x_vAXY4ymapKbC1gzrYzh7fo2wl8SRv-AhpgH2Ezzz0xO4c8cp9iQ6V_a3syxINuuyFfUUuhTzl-cwGBFZL0yUm7nB6Bxzk7X40YliUOxrFlp1Af1tmi63D99Cz0vDSTbxo-AKDlomAknR-tBtvr7La-pnm-KGn88vzSl7iQ |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SYNCHRONIZATION+CIRCUIT&rft.inventor=KADOMARU%2C+NORIKO&rft.inventor=ASAMI%2C+HUMITAKA&rft.date=1999-06-15&rft.externalDBID=B1&rft.externalDocID=KR100191764BB1 |