FUNCTION GENERATOR
PURPOSE:To simplify the circuit constituting a power-factor indicator, by performing the summing/subtracting integration of a pulse width, which is attained by slicing a sine wave voltage, and a measured pulse width to balance them so that both pulse widths coincide with each other and smoothing and...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
06.06.1984
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | PURPOSE:To simplify the circuit constituting a power-factor indicator, by performing the summing/subtracting integration of a pulse width, which is attained by slicing a sine wave voltage, and a measured pulse width to balance them so that both pulse widths coincide with each other and smoothing and taking out the output. CONSTITUTION:The sine wave voltage due to a reference sine wave voltage generating circuit (b) is inputted to the plus input terminal of a comparator A4, and the output of an operational amplifier A3 is inputted to the minus input terminal, and they are compared with each other. A pulse train having a pulse width T per unit time which is equal to a part obtained by slicing the sine wave voltage with the output of the amplifier A3 is attained in the output of the comparator A4. This pulse train and a pulse train attained at a point C are subjected to the summing/subtracting integration in an integrating circuit (d). Since the output of the amplifier A3 is varied by turn-on and off states of transistors Tr1 and Tr2, widths of both pulse trains are equalized by a closed circuit consisting of the amplifier A3 and the comparator A4 to obtain a balanced state. The output of the amplifier A3 is smoothed by a smoothing circuit (e) and is converted to a DC. |
---|---|
AbstractList | PURPOSE:To simplify the circuit constituting a power-factor indicator, by performing the summing/subtracting integration of a pulse width, which is attained by slicing a sine wave voltage, and a measured pulse width to balance them so that both pulse widths coincide with each other and smoothing and taking out the output. CONSTITUTION:The sine wave voltage due to a reference sine wave voltage generating circuit (b) is inputted to the plus input terminal of a comparator A4, and the output of an operational amplifier A3 is inputted to the minus input terminal, and they are compared with each other. A pulse train having a pulse width T per unit time which is equal to a part obtained by slicing the sine wave voltage with the output of the amplifier A3 is attained in the output of the comparator A4. This pulse train and a pulse train attained at a point C are subjected to the summing/subtracting integration in an integrating circuit (d). Since the output of the amplifier A3 is varied by turn-on and off states of transistors Tr1 and Tr2, widths of both pulse trains are equalized by a closed circuit consisting of the amplifier A3 and the comparator A4 to obtain a balanced state. The output of the amplifier A3 is smoothed by a smoothing circuit (e) and is converted to a DC. |
Author | DAIGO AKIHIKO |
Author_xml | – fullname: DAIGO AKIHIKO |
BookMark | eNrjYmDJy89L5WQQcgv1cw7x9PdTcHf1cw1yDPEP4mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BwaaWlhZGFgaOxkQoAQDZLx_s |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | JPS5998280A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_JPS5998280A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 11:56:18 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_JPS5998280A3 |
Notes | Application Number: JP19820208039 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19840606&DB=EPODOC&CC=JP&NR=S5998280A |
ParticipantIDs | epo_espacenet_JPS5998280A |
PublicationCentury | 1900 |
PublicationDate | 19840606 |
PublicationDateYYYYMMDD | 1984-06-06 |
PublicationDate_xml | – month: 06 year: 1984 text: 19840606 day: 06 |
PublicationDecade | 1980 |
PublicationYear | 1984 |
RelatedCompanies | TSURUGA DENKI SEISAKUSHO:KK |
RelatedCompanies_xml | – name: TSURUGA DENKI SEISAKUSHO:KK |
Score | 2.36302 |
Snippet | PURPOSE:To simplify the circuit constituting a power-factor indicator, by performing the summing/subtracting integration of a pulse width, which is attained by... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | ANALOGUE COMPUTERS CALCULATING COMPUTING COUNTING PHYSICS |
Title | FUNCTION GENERATOR |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19840606&DB=EPODOC&locale=&CC=JP&NR=S5998280A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLbGeN5YATFe6gH1VtGW9HWoEOtDUyXaanRot6nJUmmXMdFO-_s42QMucHUkJ7Hk2I4_2wCP1GeuVxmubolBgIQYle6jKdBJZdgiD2eZXAJkM2c4JunEnnRgvquFkX1C17I5ImoUQ31v5Xu9_PnEiiS2snmicyR9viRlEGmzTbkYRivokGvRIIiLPMpDLQyDtNCyUfBuY1xhecbrARyiF-0K9Ff8MRBFKcvfFiU5h6MCmS3aHnT4QoHTcDd4TYGTt22-W4FjCdBkDRK3SthcQC8ZZxL6oW5wZ2U-ugQ1ictwqOM20_2VpmmxP9DzFXQx0ufXoJqMe9asYi6p0eqafuUTk9bUsQllNeVeH_p_srn5Z-0WzoRsJMLJuYNu-7Xi92hLW_ogpfANhnl1dA |
link.rule.ids | 230,309,783,888,25578,76884 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLbGeIwbKyDGswfUW0Xbpa9DhVgfKmVrq9Gh3aYma6VdxkSL-Pu42QMucHUkJ7Hk2I4_2wD31GamlSumrDWDAAlRctlGUyCTXNGbPJymFhwgGxvhhERTfdqCxbYWhvcJ_eLNEVGjGOp7zd_r1c8nlsexldUDXSDp_THIHE-ar8vFMFpBh1zyBo6fJl7iSq7rRKkUj51XHeMKzVKe9mAfPWyrabPvvw2aopTVb4sSnMBBisyWdRdaxVKAjrsdvCbA0WiT7xbgkAM0WYXEjRJWp9ANJjGHfohr3FmWjM9ADPzMDWXcZra70ixKdwfqn0MbI_3iAkSVFZY2z5lJSrS6qp3bRKUlNXRCWUkLqwe9P9lc_rN2B50wGw1nw-f45QqOGzlxtJNxDe3647O4Qbta01sukW8u5Xhk |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=FUNCTION+GENERATOR&rft.inventor=DAIGO+AKIHIKO&rft.date=1984-06-06&rft.externalDBID=A&rft.externalDocID=JPS5998280A |